THE DESIGN OF AN AUTOMATIC TESTER FOR MECHANICAL CAM TIMERS

A Thesis

Presented in Partial Fulfillment of the Requirements for the Degree Master of Science

by

Paul Allen Whitacre, B.S.

The Ohio State University
1966

Approved by

Adviser
Department of Electrical Engineering

ACKNOWLEDGMENT

I wish to express my gratitude to The Hobart

Manufacturing Company for the encouragement given during

my education and to Professor F. C. Weimer, my thesis

adviser, for his advice in preparing this paper.

A special tribute is due to Mr. Stuart Athey,
Assistant Chief Electrical Engineer at The Hobart
Manufacturing Company, for his encouragement and advice
throughout the years of my education.

TABLE OF CONTENTS

		Page
Acknowle	edgment	ii
List of	Figures	V
Chapter	I - Introduction	1
1.1	Background	1
1.2	A Description of the Cam Timer	2
Chapter	II - General Considerations in the Method of Testing the Cam Timers	8
2.1	Statement of the Problem	8
2.2	Proposed Method of Testing the Cam Timers	9
Chapter	III - The Logic Design of the Automatic Timer Tester	13
3.1	Power Supply Requirements	13
3.2	The Design of the Power Logic	14
3.3	The Design of the Control Logic	17
3.4	The Design of the Comparison Logic	29
3.5	A Description of the Power Control Circuits for the Motor, Brake, and Clutch	34
Chapter	IV - Experimental Data and Results	37
4.1	Experimental Data	37
4.2	Experimental Results	47
Chapter	V - Summary and Conclusions	48
5.1	Discussion of the Experimental Results	48

		Page
Bibliography		50
Appendix I	- Motorola Diode Transistor Logic Integrated Circuit Data	51
Appendix II	- Schematic of the Power Supply	64
Appendix III	- Description of the Symbols Used for Boolean Operations	66
Appendix IV	- Definitions of the Boolean Variables	68
Appendix V	- Haydon Electromagnetic Brakes and Clutches	70
Appendix VI	- Parts List of the Automatic Tester	78

LIST OF FIGURES

Figure		Page
ı	Timing Chart of the Dishwashing Cycle	3
2	The Mechanical Layout of the Tester	4
3	Front View of the Tester	5
4	Rear View of the Tester	6
5	Circuitry of the Cam Timer	7
6	The Relative Alignment of the Flat on the Shaft to the First Timing Impulse	10
7	Block Diagram of the Mechanical Layout of the Tester	12
8	The Power Logic	15
9	The Circuit Used to Detect the Closing of the Pilot Light Contact of the Test Timer	18
10	The Circuit Used to Detect the Closing of the Pilot Light Contact of the Master Timer	19
11	A Timing Chart of the Control Functions	20
12	A Timing Chart of the Input and Output Control Functions	22
13	Primitive Flow Chart	23
14	Merged Flow Chart	23
15	Maps of the Functions f, M, and B	24
16	The Truth Tables of f and the Direct	26

Figure		Page
17	Block Diagram of the Control Logic	27
18	A Timing Chart of All the Control Logic	28
19	Individual Comparison Stage	30
20	Final AND Gate	30
21	Unijunction Transistor Relaxation Oscillator	31
22	Time-Delay Stage	33
23	Control Circuit For the Brake and Clutch	35
24	Control Circuit For the Motor	35
25	The Transient Voltage Across the Pilot Light Contact of the Test Timer Without an R-C Filter	38
26	The Transient Voltage Across the Pilot Light Contact of the Test Timer With an R-C Filter	39
27	Construction of the Reed Relay	41
28	The Effect of Noise Upon the Output Function For the Motor	43
29	A Display of Noise in the Power Supply	44
30	A Display of the Input and Output Voltages of an Individual Comparison Circuit	45
31	A Display of the Voltage Across the Pilot Light Contacts of the Master and Test Timers	46

CHAPTER I

INTRODUCTION


1.1 Background

This thesis topic developed from a need for an efficient and complete testing procedure for the assembled KitchenAid dishwashers at The Hobart Manufacturing Company, Troy, Ohio. The cam timers are tested before they are assembled on the dishwashers. The existing method of testing the cam timers consists of having an operator watch a series of lamps. The lamps monitor the output circuits of the timer.

The objective of this thesis is to design and build an automatic tester which will monitor each output circuit of the timer and obtain a decision of acceptance or rejection of the timer.

1.2 A Description of the Cam Timer

The basic function of the cam timer in a dishwashing machine is to control the fill, wash, rinse, and dry cycles. A timing chart of one dishwashing cycle is shown in Figure 1. The timer consists of a set of contacts which are opened and closed by rotating cams (Figure 2). The present timer consists of nine cams and nineteen output functions (Figure 5). The cams are driven by a motor and a windup escapement. The escapement impulses the cams 6 degrees every 45 seconds. The escapement also allows the cams to be rotated independently of the motor; thus, the timer can be set in a desired part of the dishwashing cycle by an operator.



Each Small Division is 45 Seconds or 6° Quick Impulse

F - Fill Valve Tl - Timer Motor - Normal DC - Detergent Dispenser T4 - Timer Motor- Reset WH - Water Heat - Normal PL - Pilot Light TH- Thermostat BL - Blower Motor HA - Air Heater - Pump Motor - Water Heat- Sanitize T5 - Rinse Hold S T6 - Timer Advance Motor - Drain Valve T7 - Utensil RD - Rinse Agent Dispenser

Fig. 1
Timing Chart of the Dishwashing Cycle




Fig. 2
The Mechanical Layout of the Tester




Fig. 3
Front View of the Tester





Fig. 4
Rear View of the Tester



TM - 115-volt input T2 - 115-volt input T3 - 115-volt input

Fig. 5
Circuitry of the Cam Timer

CHAPTER II

GENERAL CONSIDERATIONS IN THE METHOD OF TESTING THE CAM TIMERS

2.1 Statement of the Problem

The problem is to determine if the relative phase and duration of the output functions of the timer are within preset limits. The method used to determine the above criteria should have the following features:

- (1) The operation of the automatic tester must be independent of the initial position of the timer that is to be tested.
- (2) A reset button must be pushed before the test commences.
- (3) A decision of acceptance or rejection of the timer is to be displayed.
- (4) A decision of acceptance or rejection of each output function of the timer is to be displayed.

2.2 Proposed Method of Testing the Cam Timers

The method proposed to test a cam timer is to compare the corresponding output functions of a test timer and a master timer, as both are rotated through 360 degrees or one cycle. The problem encountered in this method is to align accurately the two timers into the same electrical phase in the beginning of the test.

The first attempt at aligning the timers was of a mechanical nature. The output shaft has a flat located ± 3 degrees with respect to the first impulse of the timing cycle (Figure 6). The test and master timers were aligned by means of this flat. This method failed because a tolerance of ± 3 degrees upon the location of the flat allowed the two timers to be out of phase by one timing impulse.

It is proposed to align the timers electrically by monitoring the pilot light contacts of the test and master timers. The pilot light contact opens and closes once during one cycle. At the instant the pilot light contact closes, the timer is at the beginning of the dishwashing cycle (Figure 1).

A brake is used to hold the master timer at the beginning of its cycle, a clutch to couple and decouple




Fig. 6

The Relative Alignment of the Flat on the Shaft to the First Timing Impulse

the two timers, and a 6-revolution-per-minute motor to rotate the timers. The mechanical layout used is shown in Figures 2 and 7. The two zero-backlash gears are used to obtain the proper direction of rotation for each timer. With the clutch and the brake engaged, a timer is placed on the test fixture. The clutch is disengaged, and the motor is energized. The master timer is held at the beginning of the dishwashing cycle by the brake, and the test timer is rotated until its pilot light contact closes. The motor is turned off, and the clutch is engaged. At the end of a short time delay, the brake is released, and the motor is turned on. The two timers are rotated 360 degrees during which time their corresponding output functions are compared for differences. When the pilot light contact of the master timer closes, the motor is turned off and the brake engaged. A decision of acceptance or rejection of the test timer is displayed.




Fig. 7

Block Diagram of the Mechanical Layout of the Tester

CHAPTER III

THE LOGIC DESIGN OF THE AUTOMATIC TIMER TESTER

3.1 Power Supply Requirements

Motorola diode transistor integrated circuits are used to implement the logic. Appendix I gives the specifications for the logic circuits. A power supply with +5.6 volts is used to obtain as large a voltage change as possible at the collector of each transistor. The +5.6 volt supply is to deliver a maximum of 2.0 amperes to supply power to 25 six-volt, forty-milliampere lamps, and 6 six-volt, sixty-milliampere reed relays. The negative supply is -5.6 volts. The power supply uses standard zener diode regulation techniques. The schematic of the power supply is shown in Appendix II.

3.2 The Design of the Power Logic

A reset button, which controls two relays, is used to reset and to connect the power supply to the logic circuits. Thus, the logic is reset to its initial state at the same time the power is turned on. The motor, brake, and clutch should not be on at the same time. Logic is needed to detect and stop the operation of the tester if this condition occurs.


the above three conditions. Appendix III and Appendix IV give, respectively, the symbols for the Boolean operations and variables used in the logic. When the reset button is pushed, relay R is energized. Then relay P is energized through the normally-closed contact y' and the normally-open contact r₃. Relay P stays energized through its normally-open contact p₁ and the normally-closed contact y'. The power supply is connected to the logic through the normally-open contacts p₂ and p₃. The normally-open contacts r₁ and r₂ of relay R are used to reset the logic.


The function Y detects when the motor, brake, and clutch are on at the same time.

M - Motor

 $Y = M \cdot B \cdot C$ B - Brake

C - Clutch









Fig. 8
The Power Logic

A reed relay coil with normally-closed contact y' is the load in the collector circuit of power gate (1). Thus, the contact y' opens when Y equals a logic O, and relay P de-energizes. With relay P de-energized, the power supply is disconnected from the logic.

3.3 The Design of the Control Logic

The input variables that are used for control purposes are obtained from the pilot light contacts of the test and master timers. When the pilot light contact closes, it triggers a flip-flop into the "off" state. Figure 9 is a diagram of the circuit used to accomplish this. P_T is the output of the flip-flop that detects the closing of TT, the pilot light contact of the test timer. Reed relay K energizes after TT closes. This causes the normally-open contact k to close, and a negative pulse triggers P_T to a logic 1. Appendix III gives the truth tables for a flip-flop. Flip-flop (1) is reset by the normally-open contact r₁. Figure 10 is a diagram of the circuit used to detect the closing of MT, the pilot light contact of the master timer.

Figure 11 shows a timing chart for the control of the M (motor), C (clutch), and B (brake) functions with the inputs P_T and P_M . At the time t equals t_2 , the motor is energized and the brake released. However, there is no change in P_T or P_M . A time-delay stage which turns the motor on and brake off is introduced. The time delay starts when P_T changes to a logic 1. At the time t equals t_2 , a signal from the time-delay stage







Fig. 9
The Circuit Used to Detect the Closing of TT







Fig. 10
The Circuit Used to Detect the Closing of MT



to - Start of the Test Cycle

t₁ - Contact TT Closes

t2 - End of the Time Delay

t3 - Contact MT Closes

Fig. 11
A Timing Chart of the Control Functions

causes X₁, the output of a flip-flop, to change to a logic 1. By closing a start button at the beginning of the test cycle, S, the output of a flip-flop, is changed to a logic 1. Figure 12 gives the timing chart of the control logic for one cycle. The variable

$$\overline{X} = \overline{P_{T} \cdot X_{1}}$$

is shown also.

The variables S, P_T, P_M, and X are used to control the output functions M, B, and C. From the timing chart, it is observed that there are five stable states. The primitive flow chart corresponding to these states is shown in Figure 13. The stable states are circled. From the primitive flow chart, a merged flow chart is obtained by combining "row" states ①, ②, and ⑤ and "row" states ③ and ⑥. "Don't care" terms are utilized in this step.² This choice of merging results in only one feedback variable.


F, the feedback variable, is coded as shown in Figure 14. Figure 15 shows the Karnaugh maps for the functions f, M, and B.

$$f = f \cdot \overline{P}_{M} + X$$

$$M = S \cdot \overline{X} \cdot \overline{P}_{M}$$

$$B = \overline{f} + X$$

$$C = P_{m}$$



 t_{γ} - The start button is pushed

t2 - The contact TT closes

t3 - The time delay ends

 $t_{\downarrow\downarrow}$ - The contact MT closes

t5 - The reset button is pushed

Fig. 12

A Timing Chart of the Input and Output Control Functions

P _M ,X,S	000	001	011	101	M	В	C
11.	1	2	x	x	0	1	0
	x	2	3	x	1	1	0
	x	4	3	x	0	1	1
	x	4	x	5	1	0	1
	1	x	x	3	0	1	1

Fig. 13
Primitive Flow Chart

x's - "Don't Care" Terms

Pw.X.S		000	001	011	101
- M,11,0	0	1	2	3	(5)
1	1	x	4	3	5

Fig. 14
Merged Flow Chart

	PM,	X		
S,f	00	01	11	10
00	0	x	x	х
01	х	х	х	x
11	1	1	x	0
10	0	1	x	0

$$f = f \cdot \overline{P}_M + X$$

	P _M ,	X		
s,A	00	01	11	10
00	0	X	x	x
Ol	х	x	х	x
11	1	0	x	x
10	1	х	x	0

 $M = S \cdot \overline{X} \cdot \overline{P}_{M}$

	P _M ,	X		
S,f	00	01	11	10
.00	1	x	x	х
Ol	х	х	x	x
11	0_	1	х	x
10	1	х	x	1

x's - "Don't Care" Terms

$$B = \overline{f} + X$$
Fig. 15
24

By comparing the truth tables of f and a set, reset flipflop, it is observed that they are identical. Figure 16 illustrates this.

Figures 17 and 18 show, respectively, a block diagram and timing chart for the functions used in the control logic. G is the output of a power NAND gate which turns on a test lamp when the logic is reset.

Direct Set- Reset					
SD	R _D	Q			
0	1	1			
1	0	0			
1	ı	No Change			


Truth Table of the flip-flop

X	$\overline{P}_{\mathrm{M}}$	f
0	1	1
1	0	0
1	1	0
1	1	1

Truth Table of f

Fig. 16

The Truth Tables of f and the Direct Set- Reset Flip-flop 26






Fig. 18
A Timing Chart of All the Control Logic

3.4 The Design of the Comparison Logic

Each corresponding circuit of the test and master timers is compared by an exclusive OR gate. Figure 19 shows the four NAND gates used to implement the exclusive OR function. A time-delay stage determines if the corresponding circuits of the timers differ by a preset time increment.

The output of the time-delay stage is a negative pulse that triggers a flip-flop into the "off" state. Q_i , the output of the i-th flip-flop, is the input to a lamp driver. If T_i , the input from the i-th circuit in the test timer, is faulty, the following conditions occur:

$$Q_i = 1$$

$$C_i = 0$$

When C_i , the output of the i-th lamp driver, equals a logic 0, the i-th lamp is turned on. This displays which circuit is faulty in the timer. The flip-flop is reset by the function $\mathbb X$ during the next test cycle.

The outputs of the individual comparison circuits are the inputs to a final AND gate, which determines whether the timer is accepted or rejected. Figure 20 shows the AND gate mechanized with NAND gates and inverters. The output is

$$R_{T} = \prod_{i=1}^{16} C_{i}$$




Fig. 19
Individual Comparison Stage





Fig. 20 Final AND Gate

where C; is the output of each comparison circuit.

$$A_T = \overline{R}_T$$

Gate (1) is a lamp driver for the accept lamp, and inverter (2) is a lamp driver for the reject lamp.

The time-delay circuit is shown in Figure 21. The circuit is a unijunction transistor relaxation oscillator. The basic equation for the time needed "to fire" the unijunction transistor (UJT) is derived as follows:



Unijunction Transistor Relaxation Oscillator

$$V_c = V_{cc} (1 - e^{t/RC})$$
 (1)
 $V_c = 7/V_{cc}$ (2)
 $7/V_c = 7/V_{cc}$ (2)

where

When

the UJT

the transistor's emitter (E) to base 1 (B1) junction is forward-biased. This allows capacitor C to discharge and

the resistance (R_{BB}) from base 2 (B2) to base 1 (B1) reduces. A negative pulse appears at B2. Equation (2) is substituted into equation (1), and the time is determined as a function of R and C:

$$t = -RCln(1 - 1)$$
With $= 0.7$

$$t = 1.2RC$$

Since one impulse of the timer corresponds to 167 milliseconds, the minimum and maximum time delays, respectively, are 15 milliseconds and 500 milliseconds. With a 10 mf. capacitor

A 50Ka potentiometer is used to charge the 10 af. capacitor (Figure 22). The fall time of the pulse at B2 of the unijunction transistor is too long to trigger a flip-flop. Therefore, the pulse is differentiated by a 0.1 af. capacitor, and the 15Ka voltage divider adjusts the amplitude of the pulse to the correct voltage level needed to drive the two NAND gates.




Fig. 22
Time-Delay Stage

3.5 A Description of the Power Control Circuits for the Motor, Brake, and Clutch

A method of transfer is needed from the voltage of the logic circuits to the operating voltage of the control devices. A single-pole, normally-open reed relay is used to mechanize this transfer. The reed relay coil is in the collector circuit of a gate, whose output is the complement of the desired output function. Thus, when the function is a logic 1, the reed relay contact is closed.

The electromagnetic brake and clutch operate on 90 volts d-c. Figure 23 shows the circuit used to control the brake and clutch. One circuit is needed for each. Upon closure of the reed relay contact, the siliconcontrolled rectifier (SCR) conducts every other half cycle of the 115-volt, 60-cycle supply voltage. The 150n-dropping resistor and 4 f. capacitor provide approximately 90 volts d-c. to the brake and clutch. There is a sizable ripple content to the voltage, but it is not objectionable.

The motor operates on 115 volts, 60 cycles. Figure 24 shows the circuit used to control the motor. The SCR's are connected back-to-back; thus, they provide a solid-state switch for the motor. The leakage current from the anode to the gate of each SCR is used "to fire" the





Fig. 23
Control Circuit for the Brake and Clutch



Control Circuit for the Motor

SCR's when the reed relay contact is closed.

CHAPTER IV


EXPERIMENTAL DATA AND RESULTS

L.1 Experimental Data

Since the entire test depends upon the alignment of the test and master timers, it is essential that the flip-flops, whose outputs are P_T and P_M, are not triggered by contact bounce of their respective pilot light contacts. The upper trace of Figure 25 shows the voltage across the pilot light contact of the test timer as it closes. The upper trace of Figure 26 shows the voltage across the same contact as it closes, with an R-C filter across the contact. Experimentally, 100 \(\omega \) in series with a 33 \(\omega \) f. capacitor was effective in damping the noise.

Figure 25 shows the contact bounce across the pilot light contact and the output of the corresponding reed relay contact. Note that the contact bounce is transferred to the relay contact.

Figure 26 is the same as Figure 25 except that an R-C filter is across the pilot light contact. It is observed that the transfer of the noise to the reed relay



Sweep Rate: 1 millisec/cm.

Amplitude

Upper Trace: 2 volts/cm. Lower Trace: 2 volts/cm.


Upper Trace: Voltage across contact TT

without an R-C filter

Lower Trace: Voltage across contact k

Fig. 25

The Transient Voltage Across the Pilot Light Contact of the Test Timer Without an R-C Filter



Sweep Rate: 1 millisec/cm.

Amplitude

Upper Trace: 2 volts/cm. Lower Trace: 2 volts/cm.

Upper Trace: Voltage across contact TT with an R-C filter

Lower Trace: Voltage across contact k


Fig. 26

The Transient Voltage Across the Pilot Light Contact of the Test Timer With an R-C Filter

contact is reduced except for one large pulse. This pulse is believed to be due to an imperfection in the cam. Moreover, the filter eliminates a source of noise that feeds back into the +5.6 volt supply. Without the filter, the motor will not stop when the pilot light contact of the test timer closes. This is due to noise from the contact changing the state of the flip-flop, whose output is P_{π} .

Also, it was discovered that the reed relays were a source of noise. Upon opening and closing the contacts of the reed relays, the state of the flip-flops changed. Diode suppression of the reed relay coils proved ineffective. Suppression of the reed relay contacts with .01 \(\mu\)f. capacitors helped, but did not eliminate the problem. The construction of the reed relay is such that the contacts are coupled magnetically to the coil (Figure 27). The coil has approximately 10,000 turns so that the contact and coil act as a pulse transformer for any voltage change across the contact. This problem was solved by using a separate power supply for the reed relay coils.

The final noise problem is due to noise pickup from the a-c. line of the motor. It is observed on the oscilloscope that the logic calls for the motor to be




Reed Contact is Enclosed in the Glass Tube

Fig. 27
Construction of the Reed Relay

energized in the middle of the test cycle. However, the flip-flop, whose output is f, changes state as the motor energizes. Figure 28 illustrates this. Figure 29 shows the same noise except that the logic output for the motor did not change. The bottom trace is M. The motor has successfully energized and is rotating the test and master timers. The upper trace is the +5.6 volt supply. At 2.2 milliseconds after M has switched to a logic 1, a noise signal is observed in the +5.6 volt supply. This noise signal is radio-frequency noise from the motor. It is coupled to the +5.6 volt supply from the a-c. line of the motor.

Figure 30 shows T_i , the input from the test timer, and C_i , the output from an individual comparison stage. Both inputs to the exclusive OR gate are a logic 1 until the contact of the test timer closes. Then the input from the test timer changes to a logic 0. After 35 milliseconds the output of the lamp driver changes to a logic 0.

Figure 31 shows the relative alignment of the test and master pilot light contacts. The contacts are aligned within 2 milliseconds of each other. This corresponds to 1.2 per cent of one impulse of the timing cycle.



Sweep Rate: .5 millisec/cm.

Amplitude

Upper Trace: 1 volt/cm. Lower Trace: 2 volts/cm.


Upper Trace: Voltage at the output of an

inverter for the function M.

Lower Trace: Voltage at the output of a NAND gate for the function ${\tt M}_{\:\raisebox{1pt}{\text{\circle*{1.5}}}}$

Fig. 28

The Effect of Noise Upon the Output Function For the Motor



Sweep Rate: .5 millisec/cm.

Amplitude


Upper Trace: 2 volts/cm. Lower Trace: 2 volts/cm.

Upper Trace: +5.6 Voltage Supply.

Lower Trace: Voltage of the output function M.

Fig. 29

A Display of Noise in the Power Supply



Sweep Rate: 5 millisec/cm.

Amplitude

Upper Trace: 2 volts/cm. Lower Trace: 2 volts/cm.

Upper Trace: Output of an individual

comparison circuit.

Lower Trace: Input to the exclusive OR


gate from a faulty timer

circuit.

Fig. 30

A Display of the Input and Output

Voltages of an Individual Comparison Circuit



Sweep Rate: 5 millisec/cm.

Amplitude

Upper Trace: 2 volts/cm. Lower Trace: 2 volts/cm.

Upper Trace: Voltage across the contact MT

with an R-C filter.

Lower Trace: Voltage across the contact TT

with an R-C filter.

Fig. 31

A Display of the Voltage Across the Pilot Light Contacts of the Master and Test Timers

4.2 Experimental Results

It was found upon assembling the complete system that the flip-flops in the logic were sensitive to noise. The sources of noise were determined to be the following:

- (1) Radiation from fluorescent lamps.
- (2) Radiation from the motor.
- (3) Electrical noise from the motor.
- (4) Electrical noise from the reed relays.
- (5) Electrical noise from the timer contacts.

The radiation from the fluorescent lamps was shielded effectively. The electrical noise from the reed relays was eliminated by using a separate +5.6 volt supply for them. The electrical noise from the timer contacts was filtered by an R-C network.

The remaining problem is to filter the electrical noise from the motor. By substituting a 115-volt, 100-watt lamp for the motor and rotating the system by hand, it was confirmed that the noise is from the motor. The logic successfully sequenced through the test cycle.

It was determined that a test timer can be aligned accurately with a master timer. Thus, a comparison of the corresponding circuits of each timer is a feasible method of testing the timers.

CHAPTER V

SUMMARY AND CONCLUSIONS

5.1 Discussion of the Experimental Results

Since noise affected the logic circuits, the design should be modified to improve the noise immunity of the system. The following changes are recommended by the author:

- (1) The zero-volt line should be isolated from the chassis.
- (2) The chassis should be connected to earth ground.
- (3) All cables should be shielded.
- (4) The a-c. and d-c. leads should be kept as far apart as physically possible.
- (5) The motor should be filtered effectively for radio-frequency noise.

With the above steps taken, it is the author's opinion that the tester will operate successfully.

Since high-speed logic is not necessary for the successful operation of this tester, it would be better if the logic were mechanized by discrete components. The

transistors of the flip-flops could be biased completely into the saturation and cut-off regions.

The requirements of the design as stated in Section 2.1 were met successfully. It was demonstrated that a test timer can be aligned electrically with a master timer.

BIBLIOGRAPHY

- 1. "Motorola Silicon Zener Diode and Rectifier Handbook", second edition, Motorola Inc.; 1961. pp. 31-42.
- 2. Maley, G. E., and Earle, J., <u>The Logic Design of Transistor Digital Computers</u>, Englewood Cliffs, New Jersey: Prentice-Hall, Inc.; 1963.
- 3. "General Electric Transistor Manual", sixth edition,
 General Electric Company (1962). pp. 191-195.

APPENDIX I

MOTOROLA DIODE TRANSISTOR LOGIC INTEGRATED CIRCUIT DATA

мс254


MC250 DTL SERIES



3-Input Diode Transistor Logic NAND/NOR Power Gate.

MAXIMUM RATINGS (TA = 25°C)

Characteristic	Symbol	Rating	Unit
Applied Voltage	V _{7,8,9} V ₅ V _{3,6}	+8 -6 +6	Vdc
Forward Current	I ₅ thru 10	30	mAdc
Load Current	13	75	mAde
Operating Temperature Range	T_J	0 to 75	*c
Storage Temperature Range	T _{stg}	-65 to +175	·c



 $\begin{array}{ll} MC254 \mbox{ (continued)} & (V_4=4 \mbox{ Vdc, } V_5=2 \mbox{ Vdc, } V_1=0, \\ ELECTRICAL \mbox{ CHARACTERISTICS } & T_J=25 \mbox{ ^{\circ}C unless otherwise noted)} \end{array}$

Characteristic	Symbol	Minimum	Typical	Maximum	Unit
Output Breakdown Voltage (I ₈ = 5 \(\mathcal{I}_A \) dc, \(\mathcal{V}_7 = 0 \)	BV ₃	6		•	Vdo
"1" Output Current (V ₇ , 8 or 9 = 1.0Vdc, V ₃ = 5Vdc) (V ₇ , 8 or 9 = 0.75Vdc, V ₃ = 5Vdc, T _J = 75° C) (V ₇ , 8 or 9 = 1.1Vdc, V ₃ = 5Vdc, T _J = 0° C)	I ₃		•	100 100	<i>µ</i> А dı
"0" Output Current (V _{7,8 or 9} = 2.0Vdc, V ₃ = 0.55, T _J = 0 to 75°C)	13	30	•	· •	mAde
Input Breakdown Voltage $(I_7 = 10\mu\text{Adc}, V_8 = 0)$ $(I_8 = 10\mu\text{Adc}, V_7 = 0)$ $(I_9 = 10\mu\text{Adc}, V_7 = 0)$	BV ₇ BV ₈ BV ₉	8.0 8.0 8.0	:	-	Vdc
Input Leakage Current $(V_7 = 5 \text{Vdc}, V_8 = 0)$ $(V_7 = 5 \text{Vdc}, V_8 = 0, T_J = 75^\circ \text{C})$ $(V_8 = 5 \text{Vdc}, V_7 = 0)$ $(V_8 = 5 \text{Vdc}, V_7 = 0, T_J = 75^\circ \text{C})$ $(V_9 = 5 \text{Vdc}, V_7 = 0)$ $(V_9 = 5 \text{Vdc}, V_7 = 0, T_J = 75^\circ \text{C})$	17 17 18 18 19		•	0.50 25 0.50 25 0.50 25	μAdı
Input Turn-Off Current (Alternately, $V_{1/2}V_{8}, V_{9} = 0$) (Alternately, $V_{7}, V_{8}, V_{9} = 0$, $T_{J} = 0$ to 75°C) ($V_{10} = 0$)	I ₇ , I ₈ , I ₉ I ₇ , I ₈ , I ₉ I ₁₀		* • •, •	-4. 5 -5. 5	mAde
Output Capacitance (V ₃ = 2.0Vdc, V _{in} = 25mVrms, f = 1mc, unused pins grounded)	C ₃		• .	15	pf
Input Capacitance (V ₇ = 2.0Vdc, V _{in} = 25mVrms, f = 1mc, unused pins grounded)	C _q	****		10	pf
(V ₈ = 2.0Vdc, V _{in} = 25mVrms, f = 1mc, unused pins grounded) (V ₉ = 2.0Vdc, V _{in} = 25mVrms, f = 1mc, unused pins grounded)	C ₈	-		10	X
Power Supply (Output "OFF", V ₇ = 0) (Output "ON")		•	-	23 66	mW
Switching Times Turn-On Delay Turn-Off Delay	t on t off	•	<u>.</u> .	35 100	nsec
Average Propagation Delay	t pd .	-	40	-	nsec

мс258


MC250 DTL SERIES




Dual (3-2) Input Diode Transistor Logic NAND/NOR Gate.

MAXIMUM RATINGS (TJ = 25°C unless otherwise noted)

Characteristic	Symbol	k_ling	Unit	
Applied Voltage	V _{3,4,6} thru 9 V ₅ V _{2,10}	+8 -8 +6	Vdc	
Forward Current	I _{2,10} I _{2 thru 4,} 7 thru 10	+30 -30	mAdc	
Operating Temperature Range	T _J	0 to +75	•c	
Storage Temperature Range	T _{stg}	-65 to +175	•c	





MC258 (continued)

ELECTRICAL CHARACTERISTICS

(V = 4 Vdc, Vs = 2 Vdc, V1 = 0, TJ = 25 $^{\circ}$ C unless otherwise noted)

Characteristic	Symbol	Minimum	Typical	Maximum	Unit
Output Saturation Voltage (I ₂ = 8mAdc, V ₃ = V ₄ = 2Vdc,	, v ₂		-	0.55	Vdc
$T_J = 0 \text{ to } 75^{\circ}\text{ C}$ $(I_{10} = 8 \text{ mAdc}, V_7 = V_8 = V_9 = 2 \text{ Vdc}$ $T_J = 0 \text{ to } 75^{\circ}\text{ C})$	V ₁₀			0.55	i se
Output "Off" Voltage (I ₂ = 100 \(\text{Adc}, \text{V}_3 = 1.0 \text{Vdc}	v ₂	3.5	-		Vdc
$(I_2 = 100 \mu Adc, V_3 = 0.75 Vdc, T_J = 75°C)$	v ₂	3.5	-	•	· *
$(L_2 = 100 \mu Adc, V_3 = 1.1 Vdc, T_J = 0^{\circ} C)$	v ₂	3.5	•	•	, e
$(I_{10} = 100 \mu \text{Adc}, V_7 = 1.0 \text{Vdc})$	v ₁₀	3.5	-	-	
$(I_{10} = 100 \mu \text{Adc}, V_7 = 0.75 \text{Vdc},$ $T_A = 75^{\circ} \text{C})$	V ₁₀	3.5	-	-	
$(I_{10} = 100 \mu Adc, V_7 = 1.1 Vdc, T_J = 0^{\circ} C)$	V ₁₀	3.5	-	•	
Input Breakdown Voltage $(I_2 = 10 \mu Adc, V_4 = 0)$	BV ₃	8	-		Vdc
$(I_4 = 10\mu Adc, V_3 = 0)$	BV ₄	8	•	- ,.	
$(I_7 = 10\mu Adc, V_8 = 0)$	BV ₇	8	-	-	
$(I_8 = 10\mu Adc, V_7 = 0)$ $(I_9 = 10\mu Adc, V_7 = 0)$	BV ₈	8	-	-	
Input Leakage Current	¹ 3, ¹ 4, ¹ 7, ¹ 8, ¹ 9				μAdo
(Diode under test at 5Vdc, all other inputs = 0) (Diode under test at 5Vdc, all other inputs = 0, T _J = 75°C)		•	• • · · · ·	25	
Input Turn-Off Current	I ₃ , I ₄ , I ₇ , I ₈ , I ₉				mAdo
(Alternately $V_3, V_4, V_7, V_8, V_9 = 0$)	8, 9		-	-2.3	
(Alternately V_3 , V_4 , V_7 , V_8 , $V_9 = 0$, $T_J = 0$ to 75° C)		•		-2, 5	
Output Capacitance (V ₂ = 2.0Vdc, V ₃ = 0, V _{in} = 25mVrms,	, C ₂		- ,	10	pf
<pre>f = 1mc, unused pins grounded) (V₁₀ = 2.0Vdc, V₇ = 0, V_{in} = 25mVrms, f = 1mc, unused pins grounded)</pre>	C ₁₀		•	10	N F 400

MC258 (continued)

ELECTRICAL CHARACTERISTICS (continued)

Characteristic	Symbol	Minimum	Typical	Maximum	Unit
input Capacitance (V3 = 2Vdc, V in = 25mVrms, f = 1mc, unused pins grounded)	c ₃	-		10	pf
(V ₄ = 2Vdc, V _{in} = 25mVrms, f = 1mc, unused pins grounded)	C4	-	•	10	
(V ₇ = 2Vdc, V _{in} = 25mVrms, f = 1mc, unused pins grounded)	C7		•	10	
(V ₈ = 2Vdc, V _{in} = 25mVrms, f = 1mc, unused pins grounded)	C ₈	-	•	10	
$(V_{\hat{g}} = 2Vdc, V_{in} = 25mVrms, f = 1mc$ unused pins grounded)	C ₉	- ,	-	10	
Power Consumption Power Supply (Output "Off", V ₃ = V ₇ = 0)	-	-	-	20	mW
(output "On")		-	-	34	
Switching Times Turn-On Delay	ton			60	nsec
Turn-Off Delay	toff		-	60	
Average Propagation Delay	t _{pd}		30		naeo

мс259

MC250 DTL SERIES




Diode Transistor Logic Flip-Flop.

MAXIMUM RATINGS (TJ = 25°C)

Characteristic	Symbol	Rating	Unit
Applied Voltage	V _{2,3,4,6,7} 8,9,10 V ₅	+8	V dc
Forward Current	I _{3,8} I _{2,3,4,} 7 thru 10	+50 -30	mAdc
Operating Temperature Range	T _J	0 to +75	*c
Storage Temperature Range	T _{stg}	-65 to +175	*c

MC259 (continued)



MC259 (continued)

ELECTRICAL CHARACTERISTICS

($V_b = 4 \text{ Vdc}$, $V_b = 2 \text{ Vdc}$, $V_l = 0$, $T_J = 25 ^{\circ}\text{C}$ unless otherwise noted)

Characteristic	Logic Symbol	Logic State	Symbol	Minimum	Typical	Maximum	Unit
OUTPUT LEVEL							
"Off" Voltage	Q	1	v ₈	2.5	_		Vdc
$(I_8 = -200\mu Adc, V_4 = 0.55Vdc,$	4	1	8	2.0			1 44
$V_7 = 2.0 \text{Vdc}, T_A = 0 \text{ to } 75^{\circ} \text{ C}$							***
$(I_3 = -200 \mu Adc, V_4 = 2.0 Vdc,$	Q	. 1	v ₃	2.5	-	-	Vdc
$V_7 = 0.6 \text{Vdc}, T_A = 0 \text{ to } 75^{\circ} \text{ C}$	Y						
"On" Voltage						0.55	***
$(I_8 = 16 \text{ mAdc}, V_4 = 2.0 \text{ Vdc},$	Q	0	v ₈	- 1	-	0, 55	Vdc
$V_7 = 0.55 \text{Vdc}, T_A = 0 \text{ to } 75^{\circ} \text{C}$							
$(I_3 = 16 \text{ mAdc}, V_4 = 0.55 \text{Vdc},$	Q	0	v ₃	-	-	0.55	Vdc
$V_7 = 2.0 \text{Vdc}, T_A = 0 \text{ to } 75^{\circ} \text{ C}$							
DIRECT SET-RESET INPUTS							
"Up" Voltage	SD	1	V ₄	2.0	-	-	Vdc
	RD	1	v ₇	2.0	•	-	Vdc
"Down" Voltage	s _e	0	V4	=	=	9, 55	Yde
	RD	0	V7	-	-	0.55	Vdc
"Up" Current (V ₄ = 5Vdc, T _J = 75°C)	s _D	1	14			25	#Adc
		1	-			25	μAdc
$(V_7 = 5Vdc, T_J = 75^{\circ}C)$	RD	1	17.				µ nuo.
"Down" Current				1			
$(V_4 = 0)$	SD	0	14		-	-2.3	mAdc
$(V_7 = 0)$	RD	0	17	-	-	-2.3	mAdc
CLOCKED SET-RESET INPUTS							
"Down" Current						-1.75	mAdc
$(V_{9, 10} = 0, T_{J} = 25^{\circ}C)$	SC	0	19		-		
$(V_{2,10} = 0, T_J = 25^{\circ}C)$	RC	0	12	-	-	-1.75	mAdc
Effective Clock Input			C ₁₀	-	75	- 1	pf
Capacitance			10				
SWITCHING TIME	1.						
Clocked Set-Reset Mode Turn-On Delay	à.		t	-	-	100	nsec
Turn-Off Delay	1	, 1	ton		-	75	nsec
Tarn-on Detay			toff				nocc
Direct Set-Reset Mode						100	
Turn-On Delay	1		ton	-	-		nsec
Turn-Off Delay		*	toff	-	-	75	nsec
POWER CONSUMPTION	1 .			-	16	-	mW

мс262


MC250 DTL SERIES




Dual (3-3) Input Diode Transistor Logic NAND/NOR Gate.

MAXIMUM RATINGS (T) = 25°C unless etherwise noted)

Characteristic	Symbol	Rating	Unit
Applied Voltage	V ₃ thru 9 V _{2,10}	. +8 +6	Vdc
Forward Current	I ₂ , 10 I ₂ thru 5, 7 thru 10	+30	mAdc
Operating Temperature Range	T _J	0 to +75	,c
Storage Temperature Range	T _{stg}	-65 to +175	·c





----- Motorola Integrated Circuits ------

MC252 (continued)

ELECTRICAL CHARACTERISTICS (continued)

Characteristic	Symbol	Minimum	Typical	Maximum	Unit
Output Capacitance (V ₂ = 2.0Vdc, V ₃ = 0, V _{in} = 25mVrms,	C ₂	-	-	10	pf
f = 1mc, unused pins grounded) (V ₁₀ = 2.0Vdc, V ₇ = 0, V _{in} = 25mVrms, f = 1mc, unused pins grounded)	C ₁₀	-	-	10	
Input Capacitance (V ₃ = 2Vdc, V _{in} = 25mVrms, f = 1mc,	C3	-	-	10	pf
unused pins grounded) (V ₄ = 2Vdc, V _{in} = 25mVrms, f = 1mc, unused pins grounded)	C4	-	-	10	
(V ₅ = 2Vdc, V _{in} = 25mVrms, f = 1mc, unused pins grounded)	C ₅	-	-	10	
(V ₇ - 2Vdc, V _{in} = 25mVrms, f = 1mc, unused pins grounded)	C ₇	-	-	10	
(V ₈ = 2Vdc, V _{in} = 25mVrms, i = 1mc, unused pins grounded)	C ₈		-	10	
$(V_9 = 2Vdc, V_{in} = 25mVrms, f = 1mc,$	Cg	-	-	10	
Power Consumption from Power Supply (Output "Off", $V_g \equiv V_g \equiv 0$)		=	-	19	mW
(Output "On")		-	-	12	
Switching Times Turn-On Delay	ton		-	60	nsec
Turn-Off Delay	toff	-	-	60	
Average Propagation Delay	t _{pd}	-	30	-	nsec

MC262 (continued)

ELECTRICAL CHARACTERISTICS

 $(V_b = 4 \text{ Vdc}, V_b = 2 \text{ Vdc}, V_l = 0, T_J = 25^{\circ}\text{C} \text{ unless otherwise noted})$

Characteristic	Symbol	Minimum	Typical	Maximum	Unit
Output Breakdown Voltage $(I_2 = 5\mu Adc, V_3 = 0)$ $(I_{10} = 5\mu Adc, V_7 = 0)$	BV ₂ BV ₁₀	6	:	-	Vdc
"1" Output Current (V ₃ = 1.0Vdc, V ₂ = 5Vdc) (V ₃ = 0.75Vdc, V ₂ = 5Vdc, T _J = 75°C) (V ₃ = 1.1Vdc, V ₂ = 5Vdc, T _J = 0°C) (V ₇ = 1.0Vdc, V ₁₀ = 5Vdc) (V ₇ 0.75Vdc, V ₁₀ = 5Vdc, T _J = 75°C) (V ₇ = 1.1Vdc, V ₁₀ = 5Vdc, T _J = 75°C)	I ₂ I ₂ I ₂ I ₁ I ₁₀ I ₁₀ I ₁₀	, .	-	50 50 50 50 50 50	Adc
"0" Output Current $(V_{in} = 2Vdc, V_2 = 0.55, T_J = 0 to 75^{\circ}C)$ $(V_{in} = 2Vdc, V_{10} = 0.55, T_J = 0 to 75^{\circ}C)$	I ₂	10	-		mAdo
Input Breakdown Voltage $(1_3 = 10\mu\text{Adc}, V_4 = 0)$ $(1_4 = 10\mu\text{Adc}, V_3 = 0)$ $(1_5 = 10\mu\text{Adc}, V_3 = 0)$ $(1_7 = 10\mu\text{Adc}, V_8 = 0)$ $(1_8 = 10\mu\text{Adc}, V_7 = 0)$ $(1_9 = 10\mu\text{Adc}, V_7 = 0)$	BV ₃ BV ₄ BV ₅ BV ₇ BV ₈ BV ₉	8 8 8 8		-	Vdc
(Diode under test at 5Vdc, all other inputs = 0) (Diode under test at 5Vdc, all other inputs = 0, T _J = 75°C)	¹ 3, ¹ 4, ¹ 5, ¹ 7, ¹ 8, ¹ 9			0.50 25	μAdc
Input Turn-Off Current (Alternately V ₃ , V ₄ , V ₅ , V ₇ , V ₈ , V ₉ = 0) (Alternately V ₃ , V ₄ , V ₅ , V ₇ , V ₈ , V ₉ = 0, T _J = 0 to 75° C)	I ₃ , I ₄ , I ₅ , I ₇ , I ₈ , I ₉			-2.3. -2.5	mAde

----- Motorola Integrated Circuits ------

мс267


MC250 DTL SERIES




Diode Transistor Logic Dual-Diode Array.

MAXIMUM RATINGS (TA = 25°C)

Characteristic	Symbol	Rating	Unit	
Applied Voltage	V _{2,3,} 7 thru 10	8	Vde	
Forward Current	I ₂ thru 5 7 thru 10	30	mAdc	
Operating Temperature Range	$T_{\mathbf{J}}$	0 to +75	°C	
Storage Temperature Range	T _{stg}	-65 to +175	°C	






MC267 (continued)

ELECTRICAL CHARACTERISTICS (T. = 25°C unless otherwise noted)

Characteristic	Symbol	Minimum	Typical	Maximum	Unit
Diode Breakdown Voltage $(I_2, 3, 10^{-10}\mu\text{Adc}, V_4 = V_1 = 0)$ $(I_7, 8, 9^{-10}\mu\text{Adc}, V_5 = V_1 = 0)$	V _{2,3,10} V _{7,8,9}	8	-	-	Vdc
Diode Forward Voltage $(I_4 = 2 \text{mAdc}, V_{2,3,10} = V_1 = 0)$ $(I_5 = 2 \text{mAdc}, V_{7,8,9} = V_1 = 0)$	v ₄ v ₅	-	:	0.85 0.85	Vdc
Diode Reverse Leakage Current (V ₂ , 3, 10 = 5Vdc, V ₄ = V ₁ = 0) (V ₂ , 3, 10 = 5Vdc, V ₄ = V ₁ = 0,	I _{2,3,10}	-	•	0.50	#Adc
$T_J = 75^{\circ} \text{ C}$ $(V_{7,8,9} = 5\text{Vdc}, V_5 = V_1 = 0)$ $(V_{7,8,9} = 5\text{Vdc}, V_5 = V_1 = 0)$ $T_J = 75^{\circ} \text{ C}$	17, 8, 9	-		0.50	
Input Capacitance (V _{2,3,10} = 2Vdc, V ₄ = V ₁ = 0, f = 1mc, V _{in} = 25mVrms,	C2,3,10	-	-	10	pf
unused inputs grounded) (V _{7,8,9} = 2Vdc, V ₅ = V ₁ = 0, f = 1mc, V _{in} = 25mVrms, unused inputs grounded)	C _{7,8,9}	-	-	10	
Reverse Recovery Time (I _{F2} ,3,10 = I _{R2} ,3,10 = 2mAdc, V ₄ = V ₁ = 0, Recover to 0.2mAdc)	trr2, 3, 10	-		4	nsec
$(I_{\text{F7}, 8, 9} = I_{\text{R7}, 8, 9} = 2\text{mAdc}$ $V_5 = V_1 = 0$, recover to 0.2mAdc)	trr7, 8, 9	-		4	
Diode Forward Conductance Change with Temperature	ΔV _{F2,3,10} ΔV _{F7,8,9}	-	-1.7 -1.7		mV/° (

APPENDIX II SCHEMATIC OF THE POWER SUPPLY



APPENDIX III

DESCRIPTION OF THE SYMBOLS USED FOR BOOLEAN OPERATIONS

Positive logic is used. Thus a 1 represents +5.6 volts and a 0 represents zero-volts. The Boolean AND and OR operations are represented, respectively, by a "." and "+". The Boolean complement of a variable is represented by a bar over the variable.

Thus, $R_{\mathrm{T}} = \overline{A}_{\mathrm{T}}$


gate.

means R_{T} is the complement of A_{T} .

The block diagram shown below represents a NAND

 $I \longrightarrow 0 = \overline{I}$

The block diagram shown below represents a flip-flop.



The definitions of the symbols are the following:

- (1) Sc is the a-c. set input.
- (2) Rc is the a-c. reset input.
- (3) S_D is the d-c. set input.
- (4) R_D is the d-c. reset input.
- (5) C is the clock input.
- (6) Q is the output.
- (7) \overline{Q} is the complement of the output.

The truth tables for a flip-flop are shown below.

Clocke	ed Set	- Reset
Sc	Rc	Q
0	0	?
0	1	1
1	0	0
1	1	No Change

Direct	t Set	- Reset
s_D	RD	Q
0	0	* .
0	1	1
1	0	0
1	1	No Change

* Both Q and $\overline{\mathbf{Q}}$ are in state 1 until either $\mathbf{S}_{\mathbf{D}}$ or $\mathbf{R}_{\mathbf{D}}$ rises.

APPENDIX IV

DEFINITIONS OF THE BOOLEAN VARIABLES

- 1. A_{T} is the output of a power NAND gate that controls the accept lamp.
- 2. B is the logic output for the brake.
- 3. C is the logic output for the clutch.
- 4. C_i is the output of the i-th individual comparison circuit.
- 5. f is the feedback variable in the control logic.
- 6. G is the output of a power NAND gate that controls the reset lamp.
- 7. J is the reed relay coil controlled by the pilot light contact of the master timer.
- 8. j is the normally-open contact of the reed relay coil J.
- 9. K is the reed relay coil controlled by the pilot light contact of the test timer.
- 10. k is the normally-open contact of reed relay coil K.
- 11. M is the logic output for the motor.
- 12. M, is the i-th circuit in the master timer.
- 13. MT is the pilot light contact of the master timer.
- 14. P is the relay which controls the power to the logic.

- 15. p, is the normally-open contact of P.
- 16. po is the normally-open contact of P.
- 17. p₃ is the normally-open contact of P.
- 18. Q_i is the output of the flip-flop in the i-th individual comparison circuit.
- 19. R is the relay used to reset the logic.
- 20. r_1 is a normally-open contact of R.
- 21. ro is a normally-open contact of R.
- 22. r3 is a normally-open contact of R.
- 23. R_{T} is the output of an inverter that controls a reject lamp.
- 24. S is the output of a flip-flop that is controlled by the start button.
- 25. T, is the i-th circuit of the test timer.
- 26. TT is the pilot light contact of the test timer.
- 27. Y is the output of a power NAND gate that prevents the motor, brake, and clutch from being on at the same time.
- 28. y' is the normally-closed contact of a reed relay in the collector circuit of a power NAND gate, whose output is Y.

APPENDIX V HAYDON ELECTROMAGNETIC BRAKES AND CLUTCHES

ELECTROMAGNETIC CLUTCHES AND BRAKES

UNIQUE ADVANTAGES


- The magnetic coupling takes place in milliseconds...no mechanical lag, no clearances to take up.
- Torque is applied smoothly...gear train backlash or belt windup is absorbed by the gradual torque build-up.
- Torque can be adjusted electrically . . infinite control allows stepless control of engagement speed.
- Engaging faces of units are completely self-adjusting -
- no wear take-up or mechanical torque adjustments necessary.
- Magnetic clutch is a model of simplicity—only a few compact parts—no bands, links or cams to wear out or break.
- Power requirements are low...the Haydon 25 Series units, capable of coupling a 1 HP drive at 3000 RPM, utilize only 7 Watts in 90 Volts DC.

In any given series there are three basic types... CLUTCH-COUPLING • CLUTCH • BRAKE

The clutch-coupling and the clutch consist of three basic elements: the field, the rotor and the armature. The field and its coil are held stationary. The rotor is normally driven by a prime mover such as an electric motor and the armature is attached to the load. When the field coil is energized, a flux path is set up and the armature is magnetically attracted to the rotor. Through friction, the armature and the load to which it is connected will lock in at the same speed as the rotor, as long as the field coil is energized. When the field coil is de-energized, the armature disengages, no torque is transmitted, and the armature and load come to rest.

The brake consists of two basic elements: the field and the armature. The field and its coil are held stationary. The armature and the load are driven by a prime mover such as an electric motor. When the field coil is energized, a flux path is set up and the armature and the load to which it is connected will be brought to rest if sufficient excitation is applied. The prime mover is normally disconnected or deenergized when the field coil is energized. When the field coil is de-energized, the armature disengages from the field, no torque is transmitted, and the load and prime mover are again independent of the brake.

Friction material used has been carefully selected for stable operation and for its ability to withstand the most severe application. Do not allow oil or grease to contaminate the friction surfaces.



HAYDON CLUTCHES and BRAKES

Haydon manufactures clutches, clutch couplings and brakes in both flange and bearing mounted types. Presently three sizes are available: Series 08; with approximately 0.875" diameter frictional elements and a static torque rating of 2 lb. in.; Series 17, with approximately 1.725" diameter frictional elements and a static torque rating of 12 lb. in.; and Series 25, with approximately 2.64" diameter frictional

elements and 70 lb. in. static torque rating.

The 17 and 25 Series are available in all standard types, both flange and bearing mounted, except brakes, which are flange mounted only. The 08 Series is available as standard in all types, flange mounted only. Bearing mounted 08 Series are available on special order. Anti-backlash armatures on Series 08 and return spring armatures on Series 17 & 25 are available on special order.

OUTSTANDING FEATURES

- New design, new manufacturing methods*, and new magnetic circuits enable Haydon to offer a better clutch at substantially lower prices.
- Friction faces extend to the maximum diameter of the units, providing 25% greater friction area and a correspondingly longer life than conventional units.
- · Rotor surrounds the field coil to provide high flux mag-
- netic coupling, lower unit force and stable operation.
- Haydon clutches and brakes have the highest torque to size ratings in the industry, with adequate safety factors.
- Improved magnetic circuit provides low residual torque and fast torque build-up and decay times.
- New construction allows larger bore sizes to be used.
 * patents applied for


STANDARD TYPES

There are basically three types of units . .

- Clutch Coupling Used to couple two in-line shafts. The rotor is attached to one shaft and the armature to the other.
- 2. Clutch—Used to couple two parallel shafts. The rotor and the armature are mounted on the same shaft. The armature is bearing mounted on the shaft and is free to rotate independent of it. A knurled extension or extended hub with keyway is provided on the hub allowing the

press fit of a gear or pulley to it for driving over to the parallel shaft.


 Brake - Used to stop or hold the armature and load to which it is attached. The armature is attached to a shaft which is connected to the load. The standard brake unit is furnished for in-line connection similar to the clutchcoupling unit.



Mounting is of two types...

FLANGE or BEARING

Flange mounting is utilized to mount the stationary field assembly on a fixed frame. The field is mechanically isolated from the driving members and shafts. In bearing mounting, the field is supported by a sleeve bearing between the field and rotor. A pin tab on the field is used to hold it loosely in position to a fixed frame, thereby restraining it from rotating with the driving members.



APPLICATION DATA

Always place the clutch, clutch-coupling or brake on the highest speed shaft practical. The torque required is inversely proportional to the speed, as shown in the formula for torque capacity. Therefore, the higher the speed of the shaft, the smaller the size of the clutch of brake required. The actual location of the clutch, clutch-coupling or brake will normally be dictated by space or shaft size limitations.

The torque requirement of a given size clutch or clutchcoupling is dependent on whether the torque is required during or after acceleration. The torque capacity of the clutch or clutch-coupling when the load is applied during acceleration is taken as the torque available at the maximum slip speed at which the load is operated.

The torque capacity of the clutch or clutch-coupling when the load is applied after acceleration is taken as the static torque rating of the unit. When in doubt, select the clutch or clutch-coupling unit size based on maximum torque requirement during acceleration.


The torque requirement of a given size brake is based on load application after acceleration – the static torque rating of the unit. This will provide a braking time at least equiva-

lent to the time required for a similar-sized clutch to accelerate the same load. For very rapid and accurate stopping times inertia and time constants of the system become important. Such applications should be referred to the Factory.

The following formula and tables may be used to determine the size of the clutch, clutch-coupling or brake unit required for the majority of standard applications. However, for special applications involving such considerations as high inertia loads, heavy duty cycles, rapid acceleration or stopping consult a Haydon Sales Representative or the Factory.

The formula shown below may be used for standard clutch, clutch-coupling and brake applications.

The torque capacity of the clutch, clutch-coupling or brake selected must exceed "T", derived from the formula above. This torque is based on the rated coil current.



RELATIVE SLIP R.P.M.

									HES A				100000000000000000000000000000000000000				
						TORQUI	AT VA	RIOUS F	ORSEPO	WERS -	LB. INS						
		200	166	546	20	**	12	**		1		1	2		1	1;	2
	100	3.15	6.30	12.6	31.5	42.0	52.5	63.0	78.8	105	158	210	315	473	630	945	1260
	200	1.58	3.15	6.30	15.8	21.0	26.3	31.5	39.4	52.5	78.8	105	158	237	315	473	630
	300	1.05	2.10	4.20	10.5	14.0	17.5	21.0	26.3	35.0	52.5	70.0	105	158	210	315	420
	400	.79	1.58	3.15	7.88	10.5	13.1	15.8	19.7	26.3	39.4	52.5	78.8	118	158	237	315
-	500	.63	1.26	2.52	6.30	8.40	10.5	12.6	15.8	21.0	31.5	42.0	63.0	94.5	126	189	252
(R.P.M.)	600	.53	1.05	2.10	5.25	7.00	8.75	10.5	13.1	17.5	26.3	35.0	52.2	78.8	105	158	210
~	700	.45	.90	1.80	4.50	6.00	7.50	9.00	11.3	15.0	22.5	30.0	45.0	67.5	90.0	135	180
	800	.39	.79	1.58	3.94	5.25	6.57	7.88	9.85	13.1	19.7	26.3	39.4	59.1	78.8	118	158
CLUTCH	900	.35	.70	1.40	3.50	4.67	5.83	7.00	8.75	11.7	17.5	23.4	35.0	52.5	70.0	105	140
3	1000	.32	.63	1.26	3.15	4.20	5.25	6.30	7.88	10.5	15.8	21.0	31.5	47.3	63.0	94.5	126
-	1100	.29	.57	1.15	2.86	3.82	4.77	5.73	7.16	9.55	14.3	19.1	28.6	42.9	57.3	85.9	115
×	1200	.26	.53	1.05	2.63	3.50	4.38	5.25	6.56	8.75	13.1	17.5	26.3	39.4	52.5	78.8	105
SPEED	1500	.21	.42	.84	2.10	2.80	3.50	4.20	5.25	7.00	10.5	14.0	21.0	31.5	42.0	63.0	84.
2	1800	.18	.35	.70	1.75	2.34	2.92	3.50	4.38	5.83	8.75	11.7	17.5	26.3	35.0	52.5	70.
	2000	.16	.32	.63	1.58	2.10	2.63	3.15	3.94	5.25	7.88	10.5	15.8	23.7	31.5	47.3	63.
SHAFT	2400	.13	.26	.53	1.31	1.75	2.19	2.63	3.28	4.37	6.56	8.75	13.1	19.7	26.3	39.4	52.
~	3000	.11	.21	.42	1.05	1.40	1.75	2.10	2.63	3.50	5.25	7.00	10.5	15.8	21.0	31.5	42.
	3600	.09	.18	.35	.88	1.17	1.46	1.75	2.19	2.92	4.38	5.83	8.75	13.1	17.5	26.3	35.
	4000	.08	.16	.32	.79	1.05	1.31	1.58	1.97	2.63	3.94	5.25	7.88	11.8	15.8	23.7	31.
	4600	.07	.14	.27	.69	.91	1.14	1.37	1.71	2.28	3.42	4.57	6.85	10.3	13.7	20.6	27.
	5000	.06	.13	.25	.63	.84	1.05	1.26	1.58	2.10	3.15	4.20	6.30	9.45	12.6	18.9	25.

CASE 1 Load is applied during acceleration. Rating is based on torque available at the pickup slip speed, which is the difference in speed between the rotor and the armature.

						TORQUE	AT VAR	H SUOIS	ORSEPO	WERS-	LB. INS						
		700	100	1 4	79	110	11	10	1		:	,	1 7	1	1	1;	2
	100	3.15	6.30	12.6	31.5	42.0	52.5	63.0	78.8	105	158	210	315	473	630	945	1260
_	200	1.58	3.15	6.30	15.8	21.0	26.3	31.5	39.4	52.5	78.8	105	158	237	315	473	630
Ė	300	1.05	2.10	4.20	10.5	14.0	17.5 .	21.0	26.3	35.0	52.5	70.0	105	158	210	315	420
(K. P.M.	400	.79	1.58	3.15	7.88	10.5	13.1	15.8	19.7	26.3	39.4	52.5	78.8	118	158	237	315
	500	.63	1.26	2.52	6.30	8.40	10.5	12.6	15.8	21.0	31.5	42.0	63.0	94.5	126	189	252
×	600	.53	1.05	2.10	5.25	7.00	8.75	10.5	13.1	17.5	26.3	35.0	52.5	78.8	105	158	210
BKAKE	700	45	.90	1.80	4.50	6.00	7.50	9.00	11.3	15.0	22.5	30.0	45.0	67.5	90.0	135	180
	800	.39	.79	1.58	3.94	5.25	6.57	7.88	9.85	13.1	19.7	26.3	39.4	59.1	78.8	118	158
ž	900	.35	.70	1.40	3.50	4.67	5.83	7.00	8.75	11.7	17.5	23.4	35.0	52.5	70.0	105	140
CLUICH	1000	.32	.63	1.26	3.15	4.20	5.25	6.30	7.88	10.5	15.8	21.0	31.5	47.3	63.0	94.5	126
5	1100	-29	.57	1.15	2.86	3.82	4.77	5.73	7.16	9.55	14.3	19.1	28.6	42.9	57.3	85.9	115
	1200	.26	.53	1.05	2.63	3.50	4.38	5.25	6.56	8.75	13.1	17.5	26.3	39.4	52.5	78.8	105
3	1500	.21	.42	.84	2.10	2.80	3.50	4.20	5.25	7.00	10.5	14.0	21.0	31.5	42.0	63.0	84.0
EED	1800	.18	.35	.70	1.75	2.34	2.92	3.50	4.38	5.83	8.75	11.7	17.5	26.3	35.0	52.5	70.0
37.60	2000	.16	.32	.63	1.58	2.10	2.63	3.15	3.94	5.25	7.88	10.5	15.8	23.7	31.5	47.3	63.0
	2400	.13	.26	.53	1.31	1.75	2.19	2.63	3.28	4.37	6.56	8.75	13.1	19.7	26.3	39.4	52.5
MINI	3000	, .11	.21	.42	1.05	1.40	1.75	2.10	2.63	3.50	5.25	7.00	10.5	15.8	21.0	31.5	42.0
-	3600	.09	.18	.35	.88	1.17	1.46	1.75	2.19	2.92	4.38	5.83	8.75	13.1	17.5	26.3	35.0
	4000	.08	.16	.32	.79	1.05	1.31	1.58	1.97	2.63	3.94	5.25	7.88	11.8	15.8	23.7	31.5
	4600	.07	.14	.27	.69	.91	1.14	1.37	1.71	2.28	3.42	4.57	6.85	10.3	13.7	20.6	27.4
	5000	.06	.13	.25	.63	.84	1.05	1.26	1.58	2.10	31.5	4.20	6.30	9.45	12.6	18.9	25.2

CASE 2 Load is applied after clutch or brake unit is up to speed. Rating is based on the unit's static torque, at zero slip speed. All standard brake ratings fall into this classification.

MOUNTING AND INSTALLATION DIMENSIONS *

FIG.	UNIT	MTG. STYLE	MOD NO.	A	B	c	D	E	F	G	И	1	K	t	M	N	0	P	Q	R	2	T	U	٧	W
1	CLUTCH COUPLING	Flonge	FH 08	.88	.84	.21	.45	005 010 set	.07	.24	.43	= 2.56 set scr. 2.120° opart	.050	1.1985 1.2005	4 holes .096 .090 dia, on 1.028 1.034 circle. (= 7-56 screw)	.19	12.	.50			-	.188	.020 ±.005 sef	.88	-
2	CLUTCH	Flange	FH 17	1.78	1.39	1.14	1.01	005 min set	.12	43	.60	# 6-32 set scr 2 120° opert	.065	2.436 2.437	4 holes .187 dia. on 2 125 circle. (#8 screw)	.80	12.	.50			.750 .751	.130	.100 = 005 set	1.82	# 6-32 set scr. 2 120 aport
2	CLUTCH	Flange	FN 25	2.64	1.86	1.56	1.36	005 min. set	.14	.59	1.01	= 8-32 set scr. 2 120° opert	.110	3.499 3.500	4 holes .188 dia. on 3.125 circle. (#8 screw)	.80	12.	.50			1.061	.270	.170 - 005 set	2.64	# 8-32 set scr. 2 120 aport
3	CLUTCH	Bearing	FG 17	1.78	1.59	1.34	1.21	.005 min. set	.12	.43	.60	# 6-32 sef scr. 2 120° aport	.065	1.060	.180 - 010	.80	12.	.50			.89	.130	-	1.33	# 6-32 set scr. 2 120 oport
3	CLUTCH	Bearing	FG 25	2.64	2.04	1.74	1.54	.005 min. set	.14	.59	1.01	= 8-32 set scr. 2 120° opart	.065	1 500	.180010	.80	12.	.50			1.27	.140	-	1.77	# 8-32 set scr. 2 120' apart
4	CLUTCH	Flange	FL 08	.88	A1.08 B1.22	.73	.65		A .250 B .375				.050	1.1985	4 holes 096 .090 dia. on 1.028 1.034 circle. (#2.56 screw)	.19	12.	.50	145	544	-	.188	020 + 005 set	.88	-
5	CLUTCH	Flange	FL 17	1.78	1.65	1.15	1.01		.375	.750	See	54	.065	2.436 2.437	4 holes .187 dia. on 2.125 circle. (= 8 screw) .	.80	12.	.50	Bores & Keywoys	Bores & Keyways	.750 .751	.130	.100 + 005 set	1.82	# 6-32 set scr. 2 120° opart
5	CLUTCH	Flange	R 25	2.64	3.26	1.56	1.36	self aligning	1.53	2.08	Bores I	Bores 8	.110	3.499 3.500	4 holes .188 dia. on 3.125 circle. (= 8 screw)	.80	12.	.50	Man	roys	1.061	.270	.170 ± .005 set	2.64	= 8-32 set scr. 2 120' apart
6	Оптон	Bearing	FJ 17	1.78	1.85	1.35	1.21		.375	.750	Keywoys	Keywoys	.065	1.060 ± 010	.180 = .010	.80	12.	.50			.89	.130	-	1.33	# 6-32 set scr. 2, 120° aport
6	CLUTCH	Bearing	FJ 25	2.64	3.45	1.74	1.54		1.53	2.08			.065	1.500	.180 = .010	.80	12.	.50			1.27	.140	-	1.77	# 8-32 sef scr. 2 120° apart
7	BRAKE	Flange	FS 08	.88.	.84	.n	.65	.005 .010 set	.07	.24	.43	# 2-56 set scr. 2 120° apart	.050	1.1985	4 holes .096 .090 dia. on 1.028 1.034 circle. (# 2-56 screw)	.19	12.	.50			-	-	-	.88	-
8	BRAKE	Flange	FS 17	1.78	1.26	1.01	.88	.005 min. set	.12	.43	.60	# 6-32 set scr. 2 120° apart	.065	2.436 2.437	4 holes .187 dia. on 2.125 circle. (#8 screw)	.80	12.	.50			.750 .751	-	-	1.82	-
8	BRAKE	Range	FS 25	2.64	1.75	1.45	1.25	.005 min. sef	,14	.59	1.01	# 8-32 set scr. 7-120° oport	.110	3.499 3.500	4 holes .188 dia. on 3.125 circle. (#8 screw)	.80	12.	.50			1.061	-	-	2.64	-

^{*} For drawing references see page 6.


ROTOR BORES AND KEYWAYS*

B	HOE, FLE	R.	(tal		anly)	FL25, FG25 FJ25, FH25			
.1740	.1865 .1875	.2490 .2500	.2480 2500	.3105 3125	.3730 .3750	.373 375	.498 .500	.623 .625	
.1252 .1257	.1677 .1882	.2505 .2515	.2505 2515	.3130 .3140	.3755	.3754 .3769	.5004 .5019	.6254 .6269	
.042	.065 7	No!	No 1	Ne	416	% x %	36x %	% x %*	
-	-	-	.285 .290	.347	.420 .425	419	.559 .545	.679 .685	
-	=	-	.043 .045	.063	.095	.094	.125	.188	
	.1240 .1250 .1252 .1257	.1240 1865 .1250 .1875 .1252 .1477 .1257 .1882	.1250 .1875 .2500 .1252 .1677 .2505 .1257 .1882 .2515 .042 .045 Pin1	FROS. PLOS. Full 1240 1865 2490 2460 17250 1875 2500 2500 1252 1877 2505 2500 12527 1882 2315 2315 0315 042 065 Plot 1 287 285 280 280 280 280 280 280 280 280 280 280	FROR, ROB. 114 STORM R17, PRIOR 1.712 1240 1845 2410 3460 3165 1329 1325 2320 2300 3125 1252 1467 2305 2305 3105 1252 1467 2305 2305 3105 1252 1467 2305 2305 3105 1252 1467 2305 2305 3105 1252 1467 2305 3105 1252 1467 2305 3105 1467	FIGUR, FORE.	FROD, REDD. (use croses only) FILT, FILT (laysol) 1726 1843 17410 2408 2105 2712 1729 1847 17410 2408 2105 2720 272 1729 1847 2700 2700 2175 2750 275 1729 1847 2315 2315 3314 2325 3740 1729 1847 2315 2315 3140 2383 3740 1729 1847 2315 2315 3414 2383 3740 1720 1720 2372 473 473 1720 2372 473 473 1720 2372 473 475 1720 2372 473 475 1720 2372 473 475	FROB_ROB Probain P	

ARMATURE BORE AND KEYWAYS *

q		rios, rs	68		14,00			F917, 617, F51			R17, FJ17		P	(RIZS, 123, FS2)		. 1	L25, F#	3
Shoft Die.	.1240 .1250	.1865 .1875	.2490 .2500	-	.1865 .1875	2490 2500	.2480 .2500	.3105 .3125	.3730 .3750	2490 7500	-	.3740 3750	.373 .375	.498 .500	.623 .625	374 375	.499 .500	-
Armature Bare	.1252	.1877 .1892	.2505 .2515	1/4" Bore Special Order	.1877 .1886		.2505 .2515	.3130 .3140	.3755 .3745	2505 2515	%" BORE SPECIAL ORDER	.3755 .3765	.3754 .3769	.5004 .5019	.6254 .6269	3760 3770	.5010 .5020	-
Keywoy	Set S	icrems Di	mly f	FREE B ON SLE	UNINING EVE BEA		Set S	crews Oc	dyt		RUNNING REEVE BEA		Nor%	3611%	Ker Ke		ELININ INC	
Dire. "u"	-	-	-	-	-	-	-	-	-	-	-	-	.419	.559	.A79 .AE5	_	-	-
Dim. "b"	-	-	-	-	-	-	-	-	-	-	-	-	.094	.125 .128	.100	-	-	-
Big. peer If Str. Board Charab Gody	-	1	=	-	.342	.507 HUB W	-	=	-	.50 .51		.634	-	-	-	1.000	(No Kro	rl)
Freet Fit J State Clarks Dely	=	-	-	-	.374 .376	.500 .503	=	-	-	.50		.475 428	-	-	-		a 1/4 Kay 88 Long	

ENGINEERING DRAWINGS



SPECIFICATIONS

CLUTCH COUPLING	SERIES O8	SERIE	5 17	SERI	ES 25
Flange Mtd.	FH08	FHI	17		H25
Bearing Mtd.		FG	17	FC	325
CLUTCH					
Flange Mtd.	FL08	FLI			125
Bearing Mtd.		FJ1	7	F	J25
BRAKE					
Flange Mtd.	FS08	FS1	7	F	\$25
*Available on					
special order					
RATED STATIC	2 lb. in.*	12 lb	tu.	70	lb. in.
Torque	2 lb. in.	1210	. in.	/01	io. in.
INERTIA (lb. in.*)					
Clutch Coupling					
Armature & Hub Clutch Armature	0.0009	0.0	32	C	.26
& Hub	0.0014	0.0	12.2		0.28
Brake Armature	0.0014	0.0	.52	1	
& Hub	0.0009	0.0	32		0.26
Clutch Coupling & Clutch Rotor (bearing mtd. unit)					
Clutch Coupling & Clutch	0.0019		066).39
Rotor (flange mtd. unit)	0.0019	0.0	063	(0.37
TIME CONSTANT with Haydon					
FC control (one unit only)					
Build-up (milliseconds)	3	7		1	25
Decay	2	3			20
STANDARD COIL	6, 12, 24/28 o	r 90 VDC Oth	ers available on	special order	
VOLTAGES					-
RATED COIL CURRENT & RESISTANCE (20°C)	Amps. Ohms	Amps.	Ohms	Amps.	Ohms
24/28V Coil	0.120 236	0.210	133	0.254	110
90V Coil	0.040 2220	0.063	1420	0.078	1149
POWER CONSUMPTION					
(Nominal)	3.6 Watts	5.7 W	atts	7.0	Watts
WEIGHT					
FH	1.2 oz.	0.50	lb.	1.7	2 lb.
FL	1.3 oz.	0.51		1.8	2 lb.
FS	1.1 oz.	0.40			0 1Ь.
FG	-	0.50			0 lb.
FJ	-	0.51	lb.	1.8	0 Њ.
INDUCTANCE (H)					
28V Coil	.7	1.0		1	.7
90V Coil	6.8	11		1 2	28

^{*}¼" Bore 08 Series Brake—1.5 lb. in.(non-mag. & mag. shafting); ¼" Bore 08 Series Clutch & Clutch Coupling—1.5 lb. in.(non-mag. shafting), 2.0 lb. in.(magnetic shafting); All other 08 units—2.0 lb. in.static torque rating.

APPENDIX VI PARTS LIST OF THE AUTOMATIC TESTER

MATERIAL LIST

No.	Integrated Circuits
4	Motorola MC254G
414	Motorola MC258G
27	Motorola MC259G
22	Motorola MC262G
2	Motorola MC267G
	Semiconductors
1	RCA 2N1490 Transistors
26	RCA 2N1302 Transistors
20	G.E. 2N1671B Unijunction Transistors
l	G.E. 2N2647 Unijunction Transistors
3	Sylvania 1N457A Diodes
43	Sylvania 1N90 Diodes
2	Motorola 1N4003 Diodes
2	Motorola 1N3997A Zener Diodes
ı	Motorola 1N3998 Zener Diode
3	Motorola 1N4719 Rectifiers
4	Motorola MCR230506 Silicon-Controlled Rectifiers
	Capacitors
2	Sprague 13000 mf. 25 WVDC Capacitors

Capacitors No. 2,700 uf., 25 WVDC Sprague Capacitors 2 10 mf., 20 WVDC Kemet Capacitors 20 Kemet Series "C" 33 µf. 20 Kemet Series "C" 300 µf. 1 .15 uf., 20 WVDC Sprague Capacitors 17 .luf., 20 WVDC Sprague Capacitors 22 .47 Af., 20 WVDC Sprague Capacitors 2 4 µf., 200 WVDC Sprague Capacitors 2 Plugs and Sockets Cinch-Jones S324CCT 7 Cinch-Jones P324AB 1 Cinch-Jones P324CCT 1 1 Cinch-Jones S324AB Cinch-Jones P310AB 1 1 Cinch-Jones S310CCT Amphenol Series 143 (22 pin) 11 Amphenol Series 143 (18 pin) 1 Elco Series 5007 (24 pin) 1 Elco Series 5007 (24 pin) 1 Printed Circuit Boards 10 3786-XWD 3788-XWD 1 1 3792-XWD

Switches No. DPDT Toggle Switch M-80728 (On-Off) 1 Switchcraft "Littel" Push Button Switches 2 Lights 125-volt Neon Pilot Light 1 25 6-volt Sylvania Lamps 25 Red Profax Lens Caps Resistors 150 1,000 a, 1/2 Watt 3,300 a, 1/2 Watt 100 45 15K a. 1/2 Watt 120K a, 1/2 Watt 1 150 a., 10 Watts 2 50 a, 5 Watts 1 la. 10 Watts 4 50KA. Ohmite Potentiometers 20 1 Triad Type F83-A Filament Transformer Triad Type F25-X Filament Transformer 1 Bud Type CR-1728 Deluxe Cabinet Rack 1 1 Bud Type CB-1378 7" Panel-mounting Chassis Bud Type CB-1372 5-1/4" Panel-mounting Chassis 1 Bud Type CB-1375 10-1/2" Panel-mounting Chassis 1

Potter and Brumfield 3PDT Relay Type KAllAG

2

No.	Resistors
100	Integrated Circuit Multi-lead pads (10 lead)
5	SPNO BRSR1-901 Reed Relay
1	SPNC BRSR1-902 Reed Relay