Skip to Main Content
 

Global Search Box

 
 
 
 

Files

File List


wright1183475958.pdf (3.97 MB)

ETD Abstract Container

Abstract Header

Parameterizable Channelized Wideband Digital Receiver for High Update Rate

Buxa, Peter E.
http://rave.ohiolink.edu/etdc/view?acc_num=wright1183475958

Abstract Details

2007, Master of Science in Engineering (MSEgr), Wright State University, Electrical Engineering.
Wideband digital receivers are important components used prevalently by the United States Air Force for many modern electronic warfare systems. Currently, many digital receiver architectures are designed for a specific mission requirement and are not parameterizable, modular, or reusable for varying mission requirements. Also, many designs are technology, platform, and vendor dependent which make upgrading existing fielded systems costly and difficult. Additionally, current wideband FFT-based digital receivers must wait until a number of samples equal to the size of the FFT are collected before spectral information can be updated. Achieving a high spectral update rate is important for the accurate detection of the time of arrival of radar pulses so that enemy signals can be detected and located quickly. Current methods to increase the effective spectral update rate by N require an N-fold increase in clock rate or an N-fold increase in area. For this research, a parameterizable channelized wideband digital receiver architecture is proposed that takes advantage of the tradeoffs between frequency resolution and spectral update rate while preserving bandwidth, reducing hardware requirements, and increasing throughput. The design is completely parameterizable to suit varying mission requirements, and it has been written in generic VHDL which was targeted toward FPGA and ASIC platforms with no code modification. Components developed in VHDL include the decimation filter and Parks-McClellan filter design algorithm. The FPGA implementation was fully tested, and for the parameters chosen, was able to achieve an 8x improvement in update rate.
John Emmert (Advisor)
135 p.
Wideband Receiver; Digital Receiver; Electronic Warfare Receiver; Hardware-Based FFT; Polyphase DFT; Frequency Domain Decimation; Frequency Channelization; FFT; ;

Recommended Citations

Citations

  • Buxa, P. E. (2007). Parameterizable Channelized Wideband Digital Receiver for High Update Rate [Master's thesis, Wright State University]. OhioLINK Electronic Theses and Dissertations Center. http://rave.ohiolink.edu/etdc/view?acc_num=wright1183475958

    APA Style (7th edition)

  • Buxa, Peter. Parameterizable Channelized Wideband Digital Receiver for High Update Rate. 2007. Wright State University, Master's thesis. OhioLINK Electronic Theses and Dissertations Center, http://rave.ohiolink.edu/etdc/view?acc_num=wright1183475958.

    MLA Style (8th edition)

  • Buxa, Peter. "Parameterizable Channelized Wideband Digital Receiver for High Update Rate." Master's thesis, Wright State University, 2007. http://rave.ohiolink.edu/etdc/view?acc_num=wright1183475958

    Chicago Manual of Style (17th edition)

wright1183475958
4,144
© 2007, all rights reserved.
This open access ETD is published by Wright State University and OhioLINK.