RESONANT POWER MOSFET DRIVERS FOR LED LIGHTING

by

Looja R. Tuladhar

Submitted in Partial Fulfillment of the Requirements

for the Degree of

Master of Science in Engineering

in the

Electrical Engineering Program

YOUNGSTOWN STATE UNIVERSITY

DECEMBER 2009
I hereby release this thesis to the public. I understand that this thesis will be made available from the OhioLINK ETD Center and the Maag library Circulation Desk for public access. I also authorize the University or other individuals to make copies of this thesis as needed for scholarly research.

Signature:

Looja R. Tuladhar, Student

Approvals:

Dr. Frank X. Li, Thesis Advisor

Dr. Jalal Jalali, Committee Member

Dr. Philip C. Munro, Committee Member

Peter J. Kasvinsky, Dean of School of Graduate Studies & Research
Abstract

LED lighting has a promising future in consumer markets. Many researchers have conducted researches to improve the LED driver efficiencies. In this thesis, a computer model of a high efficiency resonant power LED driver is developed. The LED driver circuit is constructed and simulated at 20 kHz to 35 kHz of switching frequencies of the MOSFET. The OrCAD 16.2 is used as simulation software. The computer simulations show that the efficiency of the resonant power LED driver is considerably higher compare to that of conventional LED resistive drivers. The MOSFET used in the LED driver circuit has three different models: MOSFET SPICE level 1, level 3 and commercial MOSFET SPICE model (IRF6668). The output power of the LED driver is controlled by the switching frequencies of the MOSFETs and the simulation results suggest that the power resonant LED driver with commercial MOSFET can achieve up to 90% overall system efficiency.
Acknowledgement

I would like to express sincere gratitude and thanks to my Thesis advisor Dr. Frank X. Li for his continuous advice supervision and guidance to complete this research. My Sincere thanks to committee members Dr. Jalal Jalali and Dr. Philip C. Munro for their support and encouragement throughout the research. I gratefully acknowledge Dr. Faramarz Mosayabi for being my lecturer and providing invaluable knowledge during the time spent in class.

I would like to thank my parents (Mr. Mahila Kaji Tuladhar and Mrs. Saraswoti Tuladhar) for their love, support, and blessing throughout my life. My special thanks to my sister and brother-in-law (Sama Tuladhar Sao and Vinaya Sao) for the support in every aspect throughout my graduate school career.

I am in debt to Rani S. Kummari and Binaya Joshi for being great friends and keeping me cheerful during my ups and downs.
# Table of Contents

Abstract ........................................................................................................................................ iii

Acknowledgement ......................................................................................................................... iv

Table of Contents ........................................................................................................................... v

List of Figures ................................................................................................................................ vi

List of Tables ................................................................................................................................ vii

Chapter 1 Introduction .................................................................................................................. 1

Chapter 2 Power MOSFET Modeling ......................................................................................... 5
  2.1 MOSFET ................................................................................................................................. 5
  2.2 SPICE ...................................................................................................................................... 7

Chapter 3 Power Resonant MOSFET Driver Design and Simulations ......................................... 18
  3.1 Basic Driver Design ................................................................................................................. 18
  3.2 Resonant Power MOSFET Driver Design ............................................................................. 27

Chapter 4 Computer Simulations and Results ............................................................................. 31
  4.1 Simulation with MOSFET SPICE Model level 1 ................................................................. 31
  4.2 Simulation with MOSFET SPICE Model level 3 ................................................................. 33
  4.3 Simulations with Commercial MOSFET SPICE Model .................................................... 35

Chapter 5 Conclusions and future work ..................................................................................... 38

Appendices .................................................................................................................................... 39

References ..................................................................................................................................... 44
List of Figures

Figure 1. (a) Schematic for LED resistive driver, in which the current is set by a series variable resistor, (b) Schematic for basic resonant MOSFET driver .............................................................. 3
Figure 2. MOSFET structure ............................................................................................................ 5
Figure 3. Drain current vs. drain-to-source voltage for several values of $V_{GS} - V_{th}$ ................ 7
Figure 4. A MOSFET model .......................................................................................................... 9
Figure 5. Basic circuit explaining resonant MOSFET driver ......................................................... 18
Figure 6. Simulation circuit for basic resonant MOSFET driver .................................................. 19
Figure 7. Voltage waveforms at 20 kHz (green), 22.5 kHz (red) and 25 kHz (blue) ................. 21
Figure 8. Power waveforms at 19 kHz (blue), 20 kHz (green) and 21 kHz (red) ....................... 21
Figure 9. Voltage (blue) and current (red) in phase with each other at 20 kHz ......................... 23
Figure 10. Voltage (blue) leading current (red) at 21 kHz .......................................................... 23
Figure 11. Voltage (blue) lagging current (red) at 19 kHz ......................................................... 24
Figure 12. LED driver output power for basic resonant MOSFET driver .................................... 25
Figure 13. LED driver power factor for basic resonant MOSFET driver .................................... 25
Figure 14. LED driver output current for basic resonant MOSFET driver ................................... 26
Figure 15. Resonant power MOSFET driver circuit ................................................................. 27
Figure 16. Pulse generated by pulse generators ........................................................................... 28
Figure 17. Output voltages (blue) of MOSFET H-bridge ............................................................. 28
Figure 18. MOSFET protection using flywheel diode ................................................................. 30
Figure 19. Resonant power MOSFET driver circuit ................................................................. 31
Figure 20. LED driver efficiency for MOSFET SPICE level 1 ................................................... 32
Figure 21. LED driver output power for MOSFET SPICE level 1 ............................................. 33
Figure 22. LED driver efficiency for MOSFET level 3 .............................................................. 34
Figure 23. LED driver output power for MOSFET SPICE level 3 ............................................. 35
Figure 24. LED driver efficiency for commercial MOSFET model .......................................... 36
Figure 25. LED driver output power for commercial MOSFET model .................................... 37
Figure 26. Comparison of efficiencies at various output power ................................................ 37
Figure 27. Resonant MOSFET driver using MOSFET SPICE level 1 ....................................... 41
Figure 28. Resonant MOSFET driver using MOSFET SPICE level 3 ....................................... 42
Figure 29. Resonant MOSFET driver using commercial MOSFET ........................................ 43
List of Tables

Table 1: SPICE level 1 model parameter ................................................................. 10
Table 2: SPICE level 2 model parameter ................................................................. 12
Table 3: SPICE level 3 model parameter ................................................................. 14
Table 4: Simulation results for the basic resonant MOSFET driver ......................... 20
Table 5: Simulation results for the driver using MOSFET SPICE level 1 ................. 32
Table 6: Simulation results for the driver using MOSFET SPICE level 3 ............... 34
Table 7: Simulation results for the driver using commercial MOSFET model ......... 36
Chapter 1  Introduction

Today, the lighting industry is trying to increase the efficiency of lighting systems with better lighting quality and reduction of environmental pollution. Currently, the main lighting market is dominated by incandescent lamps, compact fluorescent lamps (CFLs), and light emitting diodes (LEDs). Although almost 90% of residential light in the United States still uses incandescent bulbs, they are being replaced gradually by other high efficient lighting devices, which are creating opportunity for the next generation of lighting technology such as CFLs and LEDs. CFLs have a faster growing market compared to LEDs despite the high efficiency of LEDs in terms of their power consumption and light quality. The disadvantage of LEDs is the high acquisition cost. But if long term cost is considered, LEDs are in fact significantly cheaper. Thus, the LED-based lighting technology has a promising future as it has long life and high energy efficiency [1].

The first known LED was made in 1907 in Marconi Lab by British experimenter H.J Round. In the early 1960s, the first commercially available light-emitting diode was developed. In 1962, the first practical visible-spectrum (red) LED was developed by Nick Holonyak, Jr., while working at General Electric Company [2].

There are numerous drivers developed for LED lighting. Among the different power driver topologies and control schemes, resonant power LED drivers are considered to be the best driver topology with minimum EMI contributions and switching losses [3, 4]. The driver in this thesis is a resonant power MOSFET driver. The driver has been designed in such a way that the output power is controlled by the switching frequency of
the MOSFET. In this topology, power losses within a circuit are minimized to attain high efficiency compared to other drivers where current is set by a series variable resistor. The simulation is done using software called OrCAD 16.2. The driver consists of the power MOSFET H-bridge, of which switching frequency of a MOSFET can be controlled by a gate control circuit. The resonance frequency of the LED load circuit is determined by the values of series inductor (Ls) and capacitor (Cs). The resonant frequency of the LED load circuit can be characterized by the following equation,

\[ F_{res} = \frac{1}{2\pi\sqrt{LsCs}} \]  

Where,

Ls = Series inductor

Cs = Series capacitor

To set the resonant frequency at 20 kHz, the values for series inductance and capacitance were calculated to be 30 \( \mu \)H and 2.11\( \mu \)F [5]. The diodes are considered to be in parallel to each other with a current regulator to overcome the cumulative voltage drop [6, 7]. The H-bridge alternately generates positive and negative pulses with a peak-peak value of 40 V. Pulse width varies according to the switching frequency of MOSFETs. By varying the switching frequency, the circuit can behave as a resistive, capacitive or inductive load.

In this thesis, the MOSFET driver only drives an inductive load. The computer PSpice simulation with ideal circuit components reveals that the operating frequency range is between 20 kHz and 35 kHz. In this frequency range, the output power can be controlled from 28 W to 754 W.
Figure 1 (a) shows the schematics for a classic resistive LED driver where current is set by using variable series resistance. As the variable resistor changes value, the current through the LED changes, therefore, the output power level changes. However, the $I^2R$ losses on the variable resistor increase extremely with the current. The basic concept of the resonant power MOSFET driver design is shown by Figure 1(b). Voltage sources $V_{\text{pulse1}}$ and $V_{\text{pulse2}}$ represent the power MOSFET H-bridge which is controlled by the switching frequency. Both the inductor and the capacitor are energy storage devices, therefore, the only power consumers are the LEDs. From the comparison of the classic LED drivers and the power resonant LED drivers, Figure 1 (b) will have higher efficiency than Figure 1 (a), even if the switching losses and other stray resistances are considered.

In ideal case, the LED driver control pulses are generated by using two ideal pulse voltage generators with a period of $T (=1/$switching frequency) but delay of $T/2$ in one of the generators.
This thesis explains the concept behind the frequency-driven resonant MOSFET driver. Once the driver is designed, the efficiency is calculated using first and second generation MOSFETs. As a first generation MOSFET, MOSFETs with MOS level 1 and MOS level 3 SPICE model are used. Likewise, as a second generation MOSFET, a commercial MOSFET (IRF6668) is used. Finally, the efficiency of drivers with various MOSFETs and the conventional driver is explained.

In short, Chapter 1 gives the brief introduction about the thesis and its content. Chapter 2 gives the brief introduction of MOSFET, SPICE and different MOSFET SPICE models. In chapter 3, we discuss about the basic driver design and simulation which explain the concept of power resonant MOSFET driver. Also the power resonant MOSFET driver circuit design along with its various components and its operation are discussed in chapter 3. In chapter 4, we discuss the computer simulation results of power resonant MOSFET drivers using the MOSFETs with various MOSFET SPICE models such as MOS level 1, MOS level 3 and the commercial MOSFET model. Chapter 6 gives the conclusion with the possible future work based on this research.
Chapter 2  Power MOSFET Modeling

2.1 MOSFET

MOSFET stands for Metal-Oxide Semiconductor Field-Effect Transistor, which is a special type of field effect transistor. The MOSFET was first proposed and patented by Lilienfeld and Heil in 1930. It was successfully demonstrated in the 1960s, 30 years after its invention. During the 1960s and 1970s, the designers were highly focused in integrated circuit design. NMOS was the dominant technology used for highly complex digital circuits. In the 1980s, CMOS transistors became popular because of their low static power consumption, simple laws of scalability and stability of operations. CMOS technology is also very useful for analog and RF circuits. Today most integrated circuits depend on MOS technology. Another application for the MOSFET is amplification or switching electronic signals in power applications [8]. Figure 2 shows the basic MOSFET structure with a gate, drain, source, substrate and metal oxide.

Figure 2. MOSFET structure
A MOSFET is controlled by varying the width of channel along with the charge carriers’ flow. Charge carriers may be holes or electrons. The wider the channel is, the better the device conduction will be. For an NMOS MOSFET, the charge carriers enter the channel at the source and exit through the drain. The width of the channel is controlled by the voltage on an electrode which is called the gate and is connected between the source and drain. The gate is insulated from the channel by a very thin layer of metal oxide.

A typical MOSFET operates in two different modes, the depletion mode and the enhancement mode. In the depletion mode, when there zero voltage at the gate, the channel shows maximum conductance. As the voltage on the gate increases, the channel’s conductivity decreases. In the enhancement mode, if there is no voltage on the gate, there will be no conduction. When the gate-to-source voltage greater than threshold voltage is applied to the gate, the channel will start conducting. The reverse can be observed in the depletion mode: as the voltage on the gate increases, the channel conductivity also increases. MOSFETs can be used as very fast and efficient switches for switching power purposes.

Between the two different modes of operation, the enhancement mode is the most common. Figure 3 shows the plot for drain current ($I_{ds}$) vs. drain-to-source voltage ($V_{ds}$) for several values of gate-to-source voltage ($V_{GS} - V_t$). $V_t$ represents threshold voltage [9].

From the plot in Figure 3, the cutoff, linear and saturated regions can easily be identified. In the cutoff region where $V_{gs} \leq V_t$, there is no conduction other than very low
leakage current. The linear region where \( V_{ds} < V_{gs} - V_t \), shows ohmic behavior and the saturation region where \( V_{ds} \geq V_{gs} - V_t \), shows that the current is approximately constant.

Figure 3. Drain current vs. drain-to-source voltage for several values of \( V_{GS} - V_{th} \)

2.2 SPICE

SPICE stands for the Simulation Program with Integrated Circuit Emphasis which is a standard computer program for electrical and electronic circuit simulations. When the circuit is not very large and complex, it can be built on a bread board for circuit tests and evaluations. Today, SPICE is a very important tool for modeling devices accurately, especially in integrated circuit designs. It has become a powerful tool that provides accurate simulation results in a reasonable amount of computation time. Today most designers rely on SPICE before they build the actual prototype.

In SPICE, a circuit is described as a collection of various elements connected at various nodes. Most electrical software simulation utilizes mathematical models to
replicate the behavior of an actual electronic device or circuit. A basic model provides a mathematical description of the element’s behavior in circuits. Various simulation tools are commercially available in the market. OrCAD PSpice was used for the purpose of designing and evaluating the simulation of power MOSFET driver circuit for LED lighting.

### 2.3 MOSFET SPICE Models

For a specific component, there are a set of SPICE parameters which allow a simulator to predict its behavior. This set of SPICE parameter values for a specific component is known as a SPICE model. Many SPICE parameters are based on the physical characteristics of the component.

Different MOSFET SPICE models have been developed, and some of the commonly used MOSFET models are level 1, level 2, level 3, BSIM, HSPICE level 28, and BSIM 2, among others. Each model has its own process and electrical parameters. Each parameter contributes to the behavior of the circuit or component.

There are three historical generations of MOSFET models: first-generation, second-generation, and third-generation [10]. The first-generation model is a simple model compared to second and third generations. It merely describes a set of very simple, physically related parameters. This generation of model consists of level 1, level 2 and level 3 models. The second-generation model brings in a large number of electrical parameters. It focuses more on extensive mathematical conditioning to improve the robustness and convergence behaviors of the model when used in circuit simulation. This
The third-generation model consists of BSIM, HSPICE level 28 and BSIM2. The third-generation model is still under development.

Figure 4 shows the schematic of a typical MOSFET model.

![MOSFET Model Schematic](image)

Figure 4. A MOSFET model

The MOSFET is modeled as intrinsic ohmic resistances in series with the drain, source, gate and substrate represented by RD, RS, RG and RB respectively. RDS represents the shunt resistance paralleled with the drain and source. Cgb, Cgd, Cbd, Cbs, and Cgs represent the capacitance between gate-bulk, gate-drain, bulk-drain, bulk-source and gate-source respectively [11].

The level 1 model is the simplest MOSFET model for the SPICE circuit simulator. This model can explain the dependence of current on gate voltages greater than the threshold voltage. This level 1 model is used when accuracy is less important than simulation time. Table 1 shows the list of the level 1 model parameters [10]. This level 1
model represents the Shichman-Hodges model and is based on the gradual channel approximation and square law for the saturated drain current model.

Table 1: SPICE level 1 model parameter

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Units</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Process Parameter</td>
<td></td>
<td></td>
</tr>
<tr>
<td>TPG</td>
<td>m</td>
<td>Type of gate material</td>
</tr>
<tr>
<td>TOX</td>
<td>m</td>
<td>Gate oxide thickness</td>
</tr>
<tr>
<td>NSUB</td>
<td>cm²</td>
<td>Substrate doping concentration</td>
</tr>
<tr>
<td>XJ</td>
<td>m</td>
<td>Source/Drain junction depth</td>
</tr>
<tr>
<td>Electrical Parameter</td>
<td></td>
<td></td>
</tr>
<tr>
<td>UO</td>
<td>cm²/V.s</td>
<td>Zero bias low field mobility</td>
</tr>
<tr>
<td>VTO</td>
<td>V</td>
<td>Threshold voltage, long wide device, zero substrate bias</td>
</tr>
<tr>
<td>LAMBDA</td>
<td>V⁻¹</td>
<td>Channel length modulation/ output conductance parameter</td>
</tr>
<tr>
<td>CGSO</td>
<td>F/m</td>
<td>Zero bias gate-source capacitance</td>
</tr>
<tr>
<td>CGDO</td>
<td>F/m</td>
<td>Zero bias gate-drain capacitance</td>
</tr>
<tr>
<td>CGBO</td>
<td>F/m</td>
<td>Zero bias gate-bulk capacitance</td>
</tr>
</tbody>
</table>

The equation below gives the drain current model of MOSFET.

At cutoff region, \( V_{gs} \leq V_t \)

\[
I_{ds} = 0 \tag{2}
\]

In linear region, \( V_{ds} < V_{gs} - V_t \)

\[
I_{ds,\text{lin}} = \frac{\mu W_{eff} C_{ox}}{L_{eff}} \left[ (V_{gs} - V_t) V_{ds} - \frac{V_{ds}^2}{2} \right] (1 + \text{LAMBDA} \cdot V_{ds}) \tag{3}
\]

Where,

\[C_{ox} = \text{Capacitance of the capacitor form between gate and substrate per unit area}\]
\( \mu \) = The mobility constant

\( W_{\text{eff}} \) = Effective channel width

\( L_{\text{eff}} \) = Effective channel length

\( V_{gs} \) = The gate to source voltage

\( V_t \) = The threshold voltage

\( V_{ds} \) = The drain to source voltage

\( \text{LAMBDA} \) = The channel length modulation

It can be seen that the drain current is dependent upon the effective length and width of the channel. The quantity \( \frac{\mu W_{\text{eff}} C_{\text{ox}}}{L_{\text{eff}}} \) is also considered to be the gain factor. This gain factor is proportional to \( \frac{W_{\text{eff}}}{L_{\text{eff}}} \). The additional factor \( 1 + \text{LAMBDA} \cdot V_{ds} \) involves \( \text{LAMBDA} \) which models current dependence on drain voltage due to channel length modulation. A typical value for \( \text{LAMBDA} \) is much smaller than 0.1 \( \text{V}^{-1} \).

In Saturation Region, \( V_{ds} \geq V_{gs} - V_t \)

In the saturation region, \( V_{ds} \) will get saturated. i.e, \( V_{ds} = V_{dsat} = V_{gs} - V_t \).

Therefore at saturation region the expression for \( I_{ds,\text{sat}} \) will be as follows.

\[
I_{ds,\text{sat}} = \frac{\mu W_{\text{eff}} C_{\text{ox}}}{2L_{\text{eff}}} \left( V_{gs} - V_t \right)^2 (1 + \text{LAMBDA} \cdot V_{ds})
\]  

(4)

The level 2 Model is simpler but has more equations and parameters to reflect the small geometry effects. This model was developed as the correction to the base model (level 1 model). This model describes the effect of channel length modulation, carrier velocity saturation and mobility degradation. Compared to the level 3 model, the level 2 model is less accurate and has convergence problems. Table 2 gives the list of the level 2 model parameters [10].
Table 2: SPICE level 2 model parameter

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Units</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Process Parameter</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TPG</td>
<td>m</td>
<td>Type of gate material</td>
</tr>
<tr>
<td>TOX</td>
<td>m</td>
<td>Gate oxide thickness</td>
</tr>
<tr>
<td>LD</td>
<td>m</td>
<td>Channel length reduction from drawn value</td>
</tr>
<tr>
<td>WD</td>
<td>m</td>
<td>Channel width reduction from drawn value</td>
</tr>
<tr>
<td><strong>Electrical Parameter</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VTO</td>
<td>V</td>
<td>Threshold voltage, long, wide device, zero substrate bias</td>
</tr>
<tr>
<td>UO</td>
<td>cm²/V.s</td>
<td>Zero bias low field mobility</td>
</tr>
<tr>
<td>UCRIT</td>
<td>V</td>
<td>Critical, vertical field for mobility reduction</td>
</tr>
<tr>
<td>UEXP</td>
<td></td>
<td>Exponent in the mobility model</td>
</tr>
<tr>
<td>RS</td>
<td>ohm</td>
<td>Source series resistance</td>
</tr>
<tr>
<td>RD</td>
<td>ohm</td>
<td>Drain series resistance</td>
</tr>
<tr>
<td>DELTA</td>
<td></td>
<td>Narrow channel effect on the threshold voltage</td>
</tr>
<tr>
<td>NSUB</td>
<td>cm²</td>
<td>Substrate Sensitivity parameter (Effective substrate doping)</td>
</tr>
<tr>
<td>XJ</td>
<td>m</td>
<td>Short channel correction to the substrate sensitivity</td>
</tr>
<tr>
<td>VMAX</td>
<td></td>
<td>Maximum carrier velocity</td>
</tr>
<tr>
<td>NEFF</td>
<td></td>
<td>Fraction depletion charge Reduction due to channel length modulation</td>
</tr>
<tr>
<td>NFS</td>
<td>cm²</td>
<td>Sub threshold region fitting parameter</td>
</tr>
<tr>
<td>CGSO</td>
<td>F/m</td>
<td>Zero bias gate-source capacitance</td>
</tr>
<tr>
<td>CGDO</td>
<td>F/m</td>
<td>Zero bias gate-drain capacitance</td>
</tr>
<tr>
<td>CGBO</td>
<td>F/m</td>
<td>Zero bias gate-bulk capacitance</td>
</tr>
<tr>
<td>XQC</td>
<td></td>
<td>Charge partitioning parameter</td>
</tr>
<tr>
<td><strong>Additional Mobility Parameter</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>UTRA</td>
<td>V⁻¹</td>
<td>Charge partitioning parameter</td>
</tr>
</tbody>
</table>
The expressions for level 2 drain current is given by

\[
I_{ds} = \frac{\mu W_{eff} C_{ox}}{L_{eff}} \left\{ \left( V_{gs} - (V_{fb} + 2\phi_f) \right) V_{ds} - \frac{V_{ds}^2}{2} - \frac{2}{3} f_s \cdot \gamma \cdot \left[ \left( V_{ds} + 2\phi_f - V_{bs} \right) \right]^{\frac{3}{2}} - (2\phi_f - V_{bs})^3 \right\} - f_n \cdot \left[ \frac{V_{ds}^2}{2} + (2\phi_f - V_{bs}) \right]
\]

\[ (5) \]

Where,

\[
\phi_f = \text{Fermi potential} \quad \quad \quad \quad f_s = \text{The constant} = \frac{\Delta \epsilon s}{4 \epsilon_{ox} W_{eff}}
\]

\[
V_{fb} = \text{The flat band voltage.} \quad \quad \quad f_n = \text{fractional reduction term}
\]

\[
V_{bs} = \text{The bulk to source voltage.}
\]

\[
\gamma = \text{The constant} = \frac{(2s_{ij} \epsilon_{ij} N_A q)^{\frac{1}{2}}}{\epsilon_{ox}}
\]

The level 3 model was developed to correct flaws such as short channel effect seen in level 1 and level 2 models. It runs faster than level 2 and convergence problems rarely occur. The problem with the level 3 model is that it fails to model the sub-threshold current and the output conductance. Table 3 gives list of the level 3 model parameters [10].
<table>
<thead>
<tr>
<th>Parameter</th>
<th>Units</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Process Parameter</td>
<td></td>
<td></td>
</tr>
<tr>
<td>TPG</td>
<td>m</td>
<td>Type of gate material</td>
</tr>
<tr>
<td>TOX</td>
<td>m</td>
<td>Gate oxide thickness</td>
</tr>
<tr>
<td>LD</td>
<td>M</td>
<td>Channel length reduction from drawn value</td>
</tr>
<tr>
<td>WD</td>
<td>m</td>
<td>Channel width reduction from drawn value</td>
</tr>
<tr>
<td>Electrical Parameter</td>
<td></td>
<td></td>
</tr>
<tr>
<td>UO</td>
<td>cm²/Vs</td>
<td>Zero bias low field mobility</td>
</tr>
<tr>
<td>VTO</td>
<td>V</td>
<td>Threshold voltage, long, wide device, zero substrate bias</td>
</tr>
<tr>
<td>THETA</td>
<td>V⁻¹</td>
<td>Gate field induced mobility reduction parameter</td>
</tr>
<tr>
<td>RS</td>
<td>Ohm</td>
<td>Source series resistance</td>
</tr>
<tr>
<td>RD</td>
<td>ohm</td>
<td>Drain series resistance</td>
</tr>
<tr>
<td>DELTA</td>
<td></td>
<td>Narrow channel effect on the threshold voltage</td>
</tr>
<tr>
<td>NSUB</td>
<td>cm⁻³</td>
<td>Substrate sensitivity parameter (Effective substrate doping)</td>
</tr>
<tr>
<td>XJ</td>
<td>m</td>
<td>Short channel correction to the substrate sensitivity</td>
</tr>
<tr>
<td>ETA</td>
<td></td>
<td>DIBL coefficient</td>
</tr>
<tr>
<td>KAPPA</td>
<td>V⁻¹</td>
<td>Channel length modulation effect on the drain current</td>
</tr>
<tr>
<td>NFS</td>
<td>cm⁻²</td>
<td>Subthreshold region fitting parameter</td>
</tr>
<tr>
<td>CGSO</td>
<td>F/m</td>
<td>Zero bias gate-source capacitance</td>
</tr>
<tr>
<td>CGDO</td>
<td>F/m</td>
<td>Zero bias gate-drain capacitance</td>
</tr>
<tr>
<td>CGBO</td>
<td>F/m</td>
<td>Zero bias gate-bulk capacitance</td>
</tr>
<tr>
<td>XQC</td>
<td></td>
<td>Charge partitioning parameter</td>
</tr>
<tr>
<td>Additional Mobility Parameter</td>
<td></td>
<td></td>
</tr>
<tr>
<td>BEX</td>
<td>V⁻¹</td>
<td>Temperature effect on the low field mobility</td>
</tr>
</tbody>
</table>
The expressions for level 3 drain current is given by

\[
I_{ds} = \frac{\mu_{eff} W_{eff} L_{ox}}{L_{eff}} \left\{ \left[ V_{gs} - \left( V_{fb} + 2\varphi_f \right) \right] - \frac{f_s \cdot \gamma \cdot \left( 2\varphi_f - V_{bs} \right)^{\frac{1}{2}}}{1} - f_n \cdot (2\varphi_f - V_{bs}) \right\} \left[ V_{ds} - \frac{V_{ds}^2}{2} \left[ 1 + \frac{f_s \cdot \gamma}{2(2\varphi_f - V_{bs})^{\frac{1}{2}}} + f_n \right] \right] \]

(6)

A commercial power MOSFET, DirectFET®, manufactured by International Rectifier Corporation is used in the simulation for the MOSFET driver design. The manufacture part number of the DirectFET® is IRF6668. The properties of IRF6668 according to its data sheet are as follows,

- Low profile, the device is less than 0.7mm with ultra low inductance
- Allows dual sided cooling to maximize thermal transfer in power systems
- Optimized for high frequency switching
- Ideal for high performance isolated converter primary switch socket
- Optimized for synchronous rectification
- Low conduction losses
- Compatible with existing surface mounted technique.

Every component has its own unique syntax to define its model. In the syntax of the SPICE model, there are numerous parameters that define the component characteristic. The syntax for the SPICE Model of MOSFET is represented by the following general form [11].
General Form of MOSFET:

\[ M_{\text{name}} \langle \text{drain node} \rangle \langle \text{gate node} \rangle \langle \text{source node} \rangle \]
+ \langle \text{bulk/substrate node} \rangle \langle \text{model name} \rangle
+ [L=<value>] [W=<value>] [AD=<value>]
+ [AS=<value>] [PD=<value>] [PS=<value>]
+ [NRD=<value>] [NRS=<value>] [NRG=<value>]
+ [NRB=<value>] [M=<value>]

Examples:

M1 14 2 13 0 PNOM L=25u W=12u
M13 15 3 0 0 PSTRONG
M16 17 3 0 0 PSTRONG M=2
M28 0 2 100 100 NWEAK L=33u W=12u
+ AD=288p AS=288p PD=60u PS=60u NRD=14 NRS=24 NRG=10

Model Form

`.MODEL <model name> NMOS [model parameter]`
`.MODEL <model name> PMOS [model parameter]`

In the above syntax and general form, \( L \) and \( W \) represent the channel length and width respectively. These parameters can be specified in the model with the appropriate values. The default value for \( L \) and \( W \) are 100 \( \mu \)m. \( AD \) and \( AS \) are the drain and source diffusion areas where as \( PD \) and \( PS \) are the drain and source diffusion perimeters. The default value for \( PD \) and \( PS \) is 0. \( RHS \) stands for drain and source diffusion sheet resistance. It has a unit of ohms per square meter. The quantities \( NRD, NRS, NRG \) and \( NRB \) are multipliers that can be multiplied by \( RSH \) to yield the parasitic ohmic resistance \( RD, RS, RG \) and \( RB \) respectively. The default value for \( NRD \) and \( NRS \) is 1 and the default value for \( NRG \) and \( NRB \) is 0. \( M \) value represents the multiplier which simulates the effect of multiple devices in parallel. The default value for \( M \) is 1. The SPICE models for the MOSFETs used for the simulation are as follows:
Level 1 MOSFET SPICE model

```
.MOdel MM NMOS LEVEL=1 IS=1e-0
+VTO=5.6528 LAMBDA=0.0156185 KP=68.8096
+CGSO=1.22309e-05 CGDO=4.675e-07
```

Level 3 MOSFET SPICE model

```
.model IRF034 NMOS (Level=3 Gamma=0 Delta=0 Eta=0 Theta=0 Kappa=0.2 Vmax=0 Xj=0
+Tox=100n Uo=600 Phi=.6 Rs=31.69m Kp=21.5u W=1.3 L=2u Vto=3.441
+Rd=1.139m Rds=266.7K Cbd=2.857n Pb=.8 Mj=.5 Fc=.5 Cgso=579p
+Cgdo=456.3p Rg=8.548 Is=184.5f N=1 Tt=365n)
* Int'l Rectifier pid=IRFC034 case=TO3
* 88-08-25 bam creation
```

The SPICE model for a commercial MOSFET was developed by the manufacturer and the SPICE parameters were derived from the actual experiments. Since the SPICE parameters vary with temperature, most commercial MOSFET SPICE models include a thermal model to compensate for the temperature effects. Thus, the commercial SPICE model is more complex than the level 3 model. A commercial SPICE model for the IRF6668 is shown in Appendix 1.
Chapter 3  Power Resonant MOSFET Driver Design and Simulations

3.1 Basic Driver Design

The design starts with the simulation of a simple circuit for a resonant MOSFET driver. The output of the MOSFET H-bridge is simulated by keeping two pulse generators in series as shown in Figure 5. Series capacitance and inductance are added in order to have a resonant condition at 20 kHz. With the help of the basic circuit of the resonant MOSFET driver in Figure 5, basic operation of the resonant MOSFET driver can be examined.

![Figure 5. Basic circuit explaining resonant MOSFET driver](image)

Pulse generators V pulse1 and V2 generate positive and negative pulses with a fixed pulse width PW and period PER. The PW and PER are given by the following expression:
Where, FRQ = Frequency of the pulse generated by pulse generator

PW is inversely proportional to the switching frequency FRQ. Hence, the driver circuit can be controlled by varying the switching frequency. Frequency is varied in steps of 1 kHz and the values are measured for power output and current. Then the corresponding power factor is calculated from the measured values. Table 4 was obtained from the simulation result of the circuit shown in Figure 6. Various graphs were traced on the basis of Table 4.

\[
PW = \frac{0.9 \times 0.5}{FRQ} \tag{7}
\]

\[
PER = \frac{1}{FRQ} \tag{8}
\]

Figure 6. Simulation circuit for basic resonant MOSFET driver

PARAMETERS:

\begin{align*}
Cs & \quad 2.11\mu F \\
R \text{ LED} & \quad 0.66 \text{ ohms} \\
Ls & \quad 30\mu H
\end{align*}
Table 4: Simulation results for the basic resonant MOSFET driver

<table>
<thead>
<tr>
<th>Frequency (KHz)</th>
<th>Measured From Simulation</th>
<th>Calculated</th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>del T (u sec)</td>
<td>Current I peak (Amps)</td>
<td>Phase Difference</td>
<td>Power (Watt)</td>
</tr>
<tr>
<td>20</td>
<td>0.00</td>
<td>33.81</td>
<td>0.00</td>
<td>754</td>
</tr>
<tr>
<td>21</td>
<td>3.39</td>
<td>30.47</td>
<td>0.07</td>
<td>613</td>
</tr>
<tr>
<td>22</td>
<td>6.56</td>
<td>24.25</td>
<td>0.14</td>
<td>388</td>
</tr>
<tr>
<td>23</td>
<td>6.46</td>
<td>19.54</td>
<td>0.15</td>
<td>235</td>
</tr>
<tr>
<td>24</td>
<td>6.18</td>
<td>16.33</td>
<td>0.15</td>
<td>176</td>
</tr>
<tr>
<td>25</td>
<td>7.16</td>
<td>14.10</td>
<td>0.18</td>
<td>131</td>
</tr>
<tr>
<td>26</td>
<td>7.22</td>
<td>12.50</td>
<td>0.19</td>
<td>103</td>
</tr>
<tr>
<td>27</td>
<td>7.25</td>
<td>11.29</td>
<td>0.20</td>
<td>84</td>
</tr>
<tr>
<td>28</td>
<td>7.14</td>
<td>10.30</td>
<td>0.20</td>
<td>70</td>
</tr>
<tr>
<td>29</td>
<td>7.07</td>
<td>9.48</td>
<td>0.21</td>
<td>59</td>
</tr>
<tr>
<td>30</td>
<td>6.90</td>
<td>8.79</td>
<td>0.21</td>
<td>51</td>
</tr>
<tr>
<td>31</td>
<td>6.80</td>
<td>8.20</td>
<td>0.21</td>
<td>44</td>
</tr>
<tr>
<td>32</td>
<td>6.65</td>
<td>7.69</td>
<td>0.21</td>
<td>39</td>
</tr>
<tr>
<td>33</td>
<td>6.47</td>
<td>7.25</td>
<td>0.21</td>
<td>35</td>
</tr>
<tr>
<td>34</td>
<td>6.38</td>
<td>6.86</td>
<td>0.22</td>
<td>31</td>
</tr>
<tr>
<td>35</td>
<td>6.20</td>
<td>6.52</td>
<td>0.22</td>
<td>28</td>
</tr>
</tbody>
</table>

In Figure 7, green, red and blue waveforms show the voltage waveform at 20 kHz, 22.5 kHz, and 25 kHz respectively. This shows how the pulse width (PW) along with period (PER) can be varied by varying the FRQ. In this figure, the pulse width at 20 kHz, 22.5 kHz and 25 kHz are measured to be 22.5 µs, 20 µs and 18 µs respectively and period as 45 µs, 20 µs and 36 µs respectively. It can be noted that as frequency increases, the pulse width along with period decreases. This proves that the PW and PER are inversely proportional to FRQ.
Figure 7. Voltage waveforms at 20 kHz (green), 22.5 kHz (red) and 25 kHz (blue)

Figure 8. Power waveforms at 19 kHz (blue), 20 kHz (green) and 21 kHz (red)
Figure 8 shows that the power is at the maximum at resonant condition. At resonant condition, the switching frequency is 20 kHz. At 19 kHz and 21 kHz the power is lower compared to the power at resonant frequency. In Figure 8, green waveforms represent the power at resonant frequency. Red and Blue waveforms represent the power at 19 kHz and 21 kHz respectively. Thus, the output power can be adjusted from 754 W to 28 W by changing the switching frequency from 20 kHz to 35 kHz.

Figure 9 demonstrates that current and voltage are in phase with each other at resonant condition. At 19 kHz and 21 kHz, there are some phase differences which are demonstrated in Figures 10 and 11 respectively. In Figure 10, the voltage leads current, which indicates that the load circuit is inductive.

In Figure 11, the current leads voltage indicating that the circuit is capacitive. At 19 kHz, \( X_L \) is 3.5814 ohms and \( X_C \) is 3.9715 ohms and at 21 kHz, \( X_L \) is 3.9584 ohms and \( X_C \) is 3.5932 ohms.
Figure 9. Voltage (blue) and current (red) in phase with each other at 20 kHz

Figure 10. Voltage (blue) leading current (red) at 21 kHz
From Table 4, three graphs were obtained. Figures 12, 13 and 14 show the graph of frequency vs. power, frequency vs. power factor and frequency vs. current respectively. Figure 12, 13 and 14 show that from 20 kHz to 35 kHz, the power, power factor and current range from 754 W to 28 W, 1 to 0.2 and 33.8 A to 6.5 A respectively. Therefore, the frequency range from 20 kHz to 35 kHz was chosen for our design.
Figure 12. LED driver output power for basic resonant MOSFET driver

Figure 13. LED driver power factor for basic resonant MOSFET driver
Figure 14. LED driver output current for basic resonant MOSFET driver
3.2 Resonant Power MOSFET Driver Design

The resonant power MOSFET driver circuit is designed as shown in Figure 15.

![Resonant Power MOSFET Driver Circuit](image)

Figure 15. Resonant power MOSFET driver circuit

Voltage pulse generators V7 and V9 generate identical voltage pulses. They have minimum voltage $V1 = 0 \text{ V}$, maximum voltage $V2 = 20 \text{ V}$, time delay $TD = 0.1 \times (0.5/FRQ)$, rise time $TR = 1 \mu s$, fall time $TF = 1 \mu s$, pulse width $PW = 0.8 \times (0.5/FRQ)$ and period $PER = 1/FRQ$. Likewise, voltage pulse generators V8 and V10 generate identical voltage pulses. The only difference is the time delay, which is set in such a way that the two sets of pulse generators will generate the pulses alternately. The pulses generated by each set of pulse generators are shown in Figure 16. Blue pulses are generated by V7 and V9, whereas red pulses are generated by V8 and V10.
Figure 16. Pulse generated by pulse generators.

Figure 17. Output voltages (blue) of MOSFET H-bridge
At 20 kHz, the pulse width is 16 µs. Rise time (TR) and fall time (TF) are 1 µs. The delay time (TD) for V7 and V9 are 2 µs. V8 and V10 voltage generators have nonzero values after 27.5 µs and require 1 µs to attain the maximum value of 20 V.

In the above topology, a fixed voltage $V_{sup} = 20$ V is supplied as shown in Figure 15. MOSFETs are turned ON and OFF by means of pulse generators. MOSFET pairs M1, M4 and M2, M3 are turned ON and OFF alternately. As a result, this generates positive and negative pulses of 20 V equal to the supplied voltage as shown in Figure 17. Thus, the pulse width of MOSFET H-bridge output is equal to the pulse width of the pulse generator. This implies that the bridge output can be controlled by controlling the frequency of the pulse generators.

In Figure 15, D1, D2, D3 and D4 are connected in parallel to MOSFETs M1, M2, M3, and M4 respectively. These diodes are called flywheeling diodes. Figure 18 shows the flywheel connected in parallel to the MOSFET. Flywheel diodes also are used to prevent the switching circuit by suppressing the voltage spikes caused when the MOSFETs are turned off. Flywheel diodes also are used to protect power MOSFETs from damage by reverse battery protection as well as protection from highly inductive loads. When the frequency of the circuit becomes higher than the resonant frequency, the circuit becomes inductive. In such cases, the significant role of flywheel diodes D1, D2, D3 and D4 can be achieved. Diode D prot is used to eliminate the reverse current.
A capacitor \( C_p \) parallel to the H-bridge works as a snubber. It protects the MOSFETs by limiting the voltage during turn-off transients and currents during the turn-on transient. This snubber circuit reduces \( \frac{dV}{dt} \) and \( \frac{dI}{dt} \) by transferring the switching energy from the power MOSFET to an energy storage element.

Figure 18. MOSFET protection using flywheel diode
Chapter 4  Computer Simulations and Results

The power resonant LED MOSFET driver is designed and simulated with different MOSFET SPICE models. The MOSFET is modeled with MOSFET SPICE level 1, level 3, and commercial MOSFET SPICE models. The circuit in Figure 19 was built for the simulations. In appendix 2, Figures 27, 28, and 29 shows the enlarged circuit of LED MOSFET drivers which has MOSFETs modeled with MOSFET SPICE level 1, level 3, and commercial MOSFET SPICE models respectively.

![Diagram of resonant power MOSFET driver circuit](image)

Figure 19. Resonant power MOSFET driver circuit

4.1 Simulation with MOSFET SPICE Model level 1

For simulation with MOS level 1, H-bridge was generated using a SPICE level 1 MOSFET as shown in Figure 19. By changing the switching frequency of the MOSFET, the various simulation results were taken and tabulated in Table 5. The efficiency of the
MOSFET driver was found to be 77% at 20 kHz. At 30 kHz the driver efficiency decreased to 31%. From the MOSFET SPICE level 1 simulation results, Figure 20 shows that the operating frequency increased while the driver efficiency gradually decreased.

Figure 21 shows that the efficiency increased as output power increased.

Table 5: Simulation results for the driver using MOSFET SPICE level 1

<table>
<thead>
<tr>
<th>Frequency (kHz)</th>
<th>Input Current (A)</th>
<th>Input Voltage (V)</th>
<th>Input Power (W)</th>
<th>Output Current (A)</th>
<th>Output Voltage (V)</th>
<th>Output Power (W)</th>
<th>Efficiency</th>
</tr>
</thead>
<tbody>
<tr>
<td>18.0</td>
<td>11.10</td>
<td>20</td>
<td>222</td>
<td>15.90</td>
<td>10.45</td>
<td>166</td>
<td>74</td>
</tr>
<tr>
<td>19.0</td>
<td>17.91</td>
<td>20</td>
<td>358</td>
<td>20.49</td>
<td>13.53</td>
<td>277</td>
<td>77</td>
</tr>
<tr>
<td>20.0</td>
<td>20.80</td>
<td>20</td>
<td>416</td>
<td>22.00</td>
<td>14.60</td>
<td>321</td>
<td>77</td>
</tr>
<tr>
<td>21.0</td>
<td>18.37</td>
<td>20</td>
<td>367</td>
<td>20.57</td>
<td>13.61</td>
<td>280</td>
<td>76</td>
</tr>
<tr>
<td>22.0</td>
<td>12.20</td>
<td>20</td>
<td>244</td>
<td>10.92</td>
<td>16.61</td>
<td>181</td>
<td>74</td>
</tr>
<tr>
<td>23.0</td>
<td>8.42</td>
<td>20</td>
<td>168</td>
<td>8.77</td>
<td>13.28</td>
<td>117</td>
<td>69</td>
</tr>
<tr>
<td>24.0</td>
<td>6.32</td>
<td>20</td>
<td>126</td>
<td>7.24</td>
<td>10.97</td>
<td>79</td>
<td>62</td>
</tr>
<tr>
<td>25.0</td>
<td>5.08</td>
<td>20</td>
<td>102</td>
<td>6.13</td>
<td>9.27</td>
<td>57</td>
<td>56</td>
</tr>
<tr>
<td>30.0</td>
<td>3.01</td>
<td>20</td>
<td>60</td>
<td>3.53</td>
<td>5.25</td>
<td>19</td>
<td>31</td>
</tr>
</tbody>
</table>
4.2 Simulation with MOSFET SPICE Model level 3

For simulation with MOS level 3, H-Bridge was generated using a SPICE level 3 MOSFET. Figure 19 shows the driver circuit using a level 3 MOSFET. Various measurements are tabulated in Table 6 by changing the switching frequency of the MOSFETs.

In the case of the simulation results with MOSFET SPICE level 3, at 20 kHz, the efficiency was found to be 77%. As frequency increased the efficiency gradually increased, but at a very low rate. The efficiency of the circuit went up to 82% at 25 kHz, keeping overall average efficiency around 80%. The output power had a maximum value of 351 W at 20 kHz which went down up to 10 W at 35 kHz. Figure 22 shows the graph of efficiency vs. frequency and Figure 23 shows efficiency vs. output power.
Table 6: Simulation results for the driver using MOSFET SPICE level 3

<table>
<thead>
<tr>
<th>Frequency (kHz)</th>
<th>Input Current (A)</th>
<th>Input Voltage (V)</th>
<th>Input Power (W)</th>
<th>Output Current (A)</th>
<th>Output Voltage (V)</th>
<th>Output Power (W)</th>
<th>Efficiency</th>
</tr>
</thead>
<tbody>
<tr>
<td>18.0</td>
<td>9.76</td>
<td>20</td>
<td>195</td>
<td>15.30</td>
<td>10.10</td>
<td>154</td>
<td>79</td>
</tr>
<tr>
<td>19.0</td>
<td>15.67</td>
<td>20</td>
<td>313</td>
<td>19.23</td>
<td>12.70</td>
<td>244</td>
<td>77</td>
</tr>
<tr>
<td>20.0</td>
<td>17.55</td>
<td>20</td>
<td>351</td>
<td>20.32</td>
<td>13.32</td>
<td>270</td>
<td>77</td>
</tr>
<tr>
<td>21.0</td>
<td>15.82</td>
<td>20</td>
<td>316</td>
<td>19.39</td>
<td>12.80</td>
<td>248</td>
<td>78</td>
</tr>
<tr>
<td>22.0</td>
<td>10.50</td>
<td>20</td>
<td>210</td>
<td>15.97</td>
<td>10.54</td>
<td>168</td>
<td>80</td>
</tr>
<tr>
<td>23.0</td>
<td>6.88</td>
<td>20</td>
<td>138</td>
<td>13.04</td>
<td>8.60</td>
<td>112</td>
<td>81</td>
</tr>
<tr>
<td>24.0</td>
<td>4.76</td>
<td>20</td>
<td>95</td>
<td>10.86</td>
<td>7.17</td>
<td>77</td>
<td>82</td>
</tr>
<tr>
<td>25.0</td>
<td>3.46</td>
<td>20</td>
<td>69</td>
<td>9.28</td>
<td>6.12</td>
<td>56</td>
<td>82</td>
</tr>
<tr>
<td>30.0</td>
<td>1.20</td>
<td>20</td>
<td>24</td>
<td>5.41</td>
<td>3.57</td>
<td>19</td>
<td>80</td>
</tr>
<tr>
<td>35.0</td>
<td>0.64</td>
<td>20</td>
<td>13</td>
<td>3.89</td>
<td>2.57</td>
<td>10</td>
<td>78</td>
</tr>
</tbody>
</table>

Figure 22. LED driver efficiency for MOSFET level 3
4.3 Simulations with Commercial MOSFET SPICE Model

For a simulation with MOS level 3, H-Bridge was built using the commercially available power MOSFET (IRF6668). Figure 19 shows the driver circuit using IRF6668. By changing the switching frequency of the MOSFET, the various simulation results are tabulated in Table 7.

Figure 24 shows the graph of efficiency vs. frequency and Figure 25 shows efficiency vs. output power. At 20 kHz, the efficiency of the circuit was 87%. As the operating frequency increased, the efficiency of the circuit gradually increased. The output power was 323 W at 20 kHz and dropped to 50 W at 25 kHz. The efficiency verses output power plots for MOSFET drivers of various MOSFET levels and conventional resistive driver are shown in Figure 26.
Table 7: Simulation results for the driver using commercial MOSFET model.

<table>
<thead>
<tr>
<th>Frequency (kHz)</th>
<th>Input Current (A)</th>
<th>Input Voltage (V)</th>
<th>Input Power (W)</th>
<th>Output Current (A)</th>
<th>Output Voltage (V)</th>
<th>Output Power (W)</th>
<th>Efficiency</th>
</tr>
</thead>
<tbody>
<tr>
<td>17.0</td>
<td>6.87</td>
<td>20</td>
<td>138</td>
<td>14.07</td>
<td>9.29</td>
<td>130</td>
<td>95</td>
</tr>
<tr>
<td>18.0</td>
<td>12.63</td>
<td>20</td>
<td>253</td>
<td>18.56</td>
<td>12.25</td>
<td>227</td>
<td>90</td>
</tr>
<tr>
<td>19.0</td>
<td>18.11</td>
<td>20</td>
<td>362</td>
<td>22.00</td>
<td>14.52</td>
<td>319</td>
<td>88</td>
</tr>
<tr>
<td>20.0</td>
<td>18.66</td>
<td>20</td>
<td>373</td>
<td>22.13</td>
<td>14.61</td>
<td>323</td>
<td>87</td>
</tr>
<tr>
<td>21.0</td>
<td>13.03</td>
<td>20</td>
<td>261</td>
<td>18.61</td>
<td>12.31</td>
<td>229</td>
<td>88</td>
</tr>
<tr>
<td>25.0</td>
<td>2.76</td>
<td>20</td>
<td>55</td>
<td>8.78</td>
<td>5.80</td>
<td>51</td>
<td>92</td>
</tr>
</tbody>
</table>

Figure 24. LED driver efficiency for commercial MOSFET model
Figure 25. LED driver output power for commercial MOSFET model

Figure 26. Comparison of efficiencies at various output power
Chapter 5  Conclusions and future work

5.1  Conclusions

The resonant power MOSFET driver was modeled and simulated. The MOSFET LED driver was designed in such a way that the output power could be controlled by the switching frequency of the MOSFET. The driver was built and tested using simulation software with various MOSFETs SPICE models, such as, MOS level 1, MOS level 3 and a commercial MOSFET.

The resonant MOSFET driver had higher efficiency compared to that of the conventional resistive driver. Among the different drivers using different MOSFET SPICE models, the driver with commercial MOSFET had the highest efficiency of an average 90% and that with level 3 and level 1 have 80% and 66% respectively. As MOSFET models develop from basic-level MOS level 1 to the high-level (commercial) models available today, the efficiency of the simulation is improved.

5.2  Future work

This thesis is completely based on the computer simulations. For the future, a frequency controller for the voltage pulse generator can be designed. A prototype MOSFET LED driver can be built. The built circuit can be tested in order to discover the limitation of the designed circuits.
Appendices

Appendix 1

COMMERCIAL MOSFET SPICE MODEL (IRF6668)

.SUBCKT irf6668 1 2 3
* SPICE3 MODEL WITH THERMAL RC NETWORK
**********************************************************************
* Model Generated by MODEPEX *
*Copyright(c) Symmetry Design Systems*  
* All Rights Reserved *
* UNPUBLISHED LICENSED SOFTWARE *
* Contains Proprietary Information *
* Which is The Property of *
* SYMmetry OR ITS LICENSORS *
*Commercial Use or Resale Restricted *
* by Symmetry License Agreement *
**********************************************************************
* Model generated on Nov 8, 05 *
* MODEL FORMAT: SPICE3 *
* Symmetry POWER MOS Model (Version 1.0) *
* External Node Designations *
* Node 1 -> Drain *
* Node 2 -> Gate *
* Node 3 -> Source *
M1 9 7 8 8 MM L=100u W=100u
.MODEL MM NMOS LEVEL=1 IS=1e-32 +VTO=5.6528 LAMBDA=0.0156185 KP=68.8096 +CGSO=1.22309e-05 CGDO=4.675e-07
RS 8 3 0.00788192
D1 3 1 MD
.MODEL MD D IS=1.152e-09 RS=0.00140281 N=1.31333 BV=80 +IBV=0.00025 EG=1 XTI=3.93913 TT=1e-07 +CJO=1.85841e-09 VJ=0.606242 M=0.550721 FC=0.5
RDS 3 1 1e+07
RD 9 1 0.0001
RG 2 7 1.57367
D2 4 5 MD1
* Default values used in MD1: *
* RS=0 EG=1.11 XTI=3.0 TT=0 *
* BV=infinite IBV=1mA *
.MODEL MD1 D IS=1e-32 N=50
+CJO=6.28678e-10 VJ=0.5 M=0.803992 FC=1e-08
D3 0 5 MD2
* Default values used in MD2: *
* EG=1.11 XTI=3.0 TT=0 *
* BV=infinite IBV=1mA *
.MODEL MD2 D IS=1e-10 N=0.407193 RS=3e-06
RL 5 10 1
FI2 7 9 VFI2 -1
VFI2 4 0 0
EV16 10 0 9 7 1
CAP 11 10 6.28678e-10
FI1 7 9 VFI1 -1
VFI1 11 6 0
RCAP 6 10 1
D4 0 6 MD3
* Default values used in MD3:
*   EG=1.11 XTI=3.0 TT=0 CJO=0
*   RS=0 BV=infinite IBV=1mA
.MODEL MD3 D IS=1e-10 N=0.407193
.ENDS irf6668

*SPICE Thermal Model Subcircuit
.SUBCKT irf6668t 3 0

R_RTHERM1 3 2 0.317299578
R_RTHERM2 2 1 0.528270042
R_RTHERM3 1 0 0.553586498
C_COTHERM1 3 0 0.000151277
C_COTHERM2 2 0 0.002653605
C_COTHERM3 1 0 0.002653605

.ENDS irf6668t
Figure 27. Resonant MOSFET driver using MOSFET SPICE level 1
Figure 28. Resonant MOSFET driver using MOSFET SPICE level 3
Figure 29. Resonant MOSFET driver using commercial MOSFET
References


