6 GHz RF CMOS Active Inductor Band Pass Filter Design and Process Variation Detection

A thesis submitted in partial fulfillment of the requirements for the degree of Master of Science in Engineering

By

SHUO LI

B.S., Dalian Jiaotong University, China, 2012

2014

WRIGHT STATE UNIVERSITY
WRIGHT STATE UNIVERSITY
GRADUATE SCHOOL

July 1, 2013

I HEREBY RECOMMEND THAT THE THESIS PREPARED UNDER MY SUPERVISION BY Shuo Li ENTITLED “6 GHz RF CMOS Active Inductor Band Pass Filter Design and Process Variation Detection” BE ACCEPTED IN PARTIAL FULFILLMENT OF THE REQUIREMENTS FOR THE DEGREE OF Master of Science in Engineering

___________________________
Saiyu Ren, Ph.D.
Thesis Director

___________________________
Brian D. Rigling, Ph.D.
Chair, Department of Electrical Engineering

Committee on Final Examination

___________________________
Saiyu Ren, Ph.D.

___________________________
Raymond Siferd, Ph.D.

___________________________
Yan Zhuang, Ph.D.

___________________________
Robert E. W. Fyffe, Ph.D.
Vice President for Research and Dean of the Graduate School
Abstract

Li, Shuo. M.S.Egr, Department of Electrical Engineering, Wright State University, 2014. “6 GHz RF CMOS Active Inductor Band Pass Filter Design and Process Variation Detection”

A 90nm CMOS active inductor band pass filter with automatic peak detection is demonstrated in this thesis. The active inductor band pass filter has a better performance than the passive band pass filter in on-chip circuit design, due to small area, larger gain and tunable frequency. However, process variation makes the active inductor band pass filter hard to be used widely in many applications. To settle this issue, an automatic voltage peak detector is introduced to detect the process variation direction and hope to be used to control the active inductor band pass filter center frequency and gain. The designed active filter shows center frequency of 6GHz and quality factor (Q) of 31.9. To drive the peak detector, two analog buffers are designed with f\text{dB} over 6GHz, and one has 0dB gain at low frequency region, another one would emphasize 0dB gain on 6GHz. The voltage peak detector can detect the AC input amplitude range from 0.06V to 0.6 and produce a linear output DC voltage of 77.97mV to 726.65mV.
# Table of Contents

I. Introduction ..............................................................................................................1
   1.1 Passive Filters ..................................................................................................1
   1.2 CMOS Technology .........................................................................................3
   1.3 PVT Variation ..................................................................................................4
      1.3.1 Process Variation .....................................................................................5
      1.3.2 Voltage Variation ....................................................................................5
      1.3.3 Temperature Variation .............................................................................6
   1.4 Active Inductor Band Pass Filter .....................................................................6
   1.5 Analog Buffer ..................................................................................................7
   1.6 Voltage Peak Detector ....................................................................................8
   1.7 Motivation .......................................................................................................8
   1.8 Objective .......................................................................................................9

II. CMOS Active Band Pass Filter ..............................................................................11
   2.1 Gyration-C Active Inductor Implementation ..................................................11
   2.2 Active Inductor Band Pass Filter ....................................................................12
   2.3 Simulation results ..........................................................................................15
   2.4 Manual Calibration .......................................................................................20

III. Analog Buffer ......................................................................................................22
   3.1 System Review ................................................................................................22
   3.2 Circuit Architecture .......................................................................................23
   3.3 Practical Circuit Design and Simulation Results .............................................30
      3.3.1 Transistor Width Set Up ..........................................................................30
      3.3.2 Simulation Result ...................................................................................31
   3.4 Summary .......................................................................................................35

IV. CMOS Peak Detector ............................................................................................37
   4.1 Circuit Implementation ....................................................................................37
   4.2 Simulation Results ..........................................................................................38
   4.3 Circuit Modification .......................................................................................40
   4.4 Output Continuous Detection with Input Amplitude Change .........................45
   4.5 Circuit Summary ............................................................................................46

V. On-chip CMOS Active Band Pass Filter with Amplitude Detection .....................47
   5.1 Circuit introduction .........................................................................................47
   5.2 Automatic Amplitude Detector Simulation Result ...........................................48
   6.1 Conclusion .....................................................................................................50
   6.2 Future works ..................................................................................................51

References ..................................................................................................................52
List of Figures

Fig 1.1.1 Three filters circuit diagrams: (a) Low pass filter (b) High pass filter (c) Band pass filter .......................................................... 2
Fig 1.1.2 Three filters function diagrams: (a) Low pass filter (b) High pass filter (c) Band pass filter .......................................................... 2

Fig 1.2.1 NMOS and PMOS (from left to right) schematic symbol ........................................ 4
Fig 2.1.1 Gyrator-C network ................................................................................................. 11
Fig 2.2.1 Active Inductor Based BP Filter ............................................................................. 13

Fig 2.3.1 AC analysis of active band pass filter ................................................................. 15
Fig 2.3.2 Transient analysis of active inductor band pass filter ......................................... 16
Fig 2.3.3 Corner analysis output center frequency (split) ............................................... 17
Fig 2.3.4 Corner analysis output center frequency (combined) ........................................ 17
Fig 2.3.5 Monte Carlo analysis with mismatch data saved (run 20 times) ....................... 19

Fig 2.4.1 FF corner ac simulation after manual adjustment .............................................. 20
Fig 2.4.2 SS corner ac simulation after manual adjustment .............................................. 21

Fig 3.1.1 Block diagram of automatically calibrated active inductor band pass filter. .......... 22

Fig 3.2.1 Current sink analog buffer ................................................................................... 23
Fig 3.2.2 AC signal equivalent circuit of current sink analog buffer ................................. 24
Fig 3.2.3 NMOS transistor 3D diagram ............................................................................. 24
Fig 3.2.4 Schematic diagram of proposed analog buffer ................................................... 28
Fig 3.2.5 AC signal equivalent circuit of the proposed analog buffer .............................. 28

Fig 3.3.1 Bode plot of referenced and proposed buffer : (a) one-side analog buffer; (b) low gain proposed analog buffer; (c) high gain proposed analog buffer ............................................. 32
Fig 3.3.2 Comparison of referenced and proposed buffer time domain working performance: (a) one-side analog buffer; (b) low gain proposed analog buffer; (c) high gain proposed analog buffer ............................................................................. 34

Fig 4.1.1 Schematic of CMOS peak detector ...................................................................... 37

Fig 4.2.1 CMOS peak detector simulation results with input amplitude equal to 0.1V (Red/Top), 0.2V (Yellow/Middle), and 0.3V (Green/Bottom). ......................................................... 39
Fig 4.2.2 11 output samples DC value with input amplitude from 0.1V to 0.3V. .................40

Fig 4.3.1 Modified CMOS peak detector schematic. ..................................................41
Fig 4.3.2 Simulation waveform of modified CMOS peak detector ..................................42
Fig 4.3.3 Simulation results line diagram of modified peak detector ...............................42
Fig 4.3.4 Waveform of low output voltage CMOS peak detector ....................................43
Fig 4.3.5 Large output range CMOS analog peak detector output data curve ......................44
Fig 4.3.6 0mV-10mV peak detector testing result ..........................................................44

Fig 4.4.1 CMOS peak detector with 2-to-1 MUX .........................................................45
Fig 4.4.2 Simulation results with input signal amplitude changing from 0.1V to 0.2V ..........46

Fig 5.1.1 Active inductor band pass filter integrated with CMOS analog buffer and CMOS peak detector block diagram .................................................................47

Fig 5.2.1 TT process corner circuit detection results .......................................................48
Fig 5.2.2 SS process corner circuit detection results .......................................................48
Fig 5.2.3 FF process corner circuit detection results .......................................................49
List of Tables

Table 2.3.1 Comparison of corner analysis ............................................... 18
Table 2.3.2 Summary Monte Carlo Analysis .................................................... 19

Table 2.4.1 Transistor’s function of tuning the output waveforms...................... 21

Table 3.2.1 90nm theoretical parameter and circuit modulus represented by transistor widths. .......................................................... 26
Table 3.2.2 Supportive part’s transistors’ parameters. .................................... 29

Table 3.3.1 Time domain simulation results of low gain and high design. .......... 35
Acknowledgement

I would like to express my deepest gratitude to my thesis advisor: Dr. Saiyu Ren for her selfless support on my thesis and graduate study during past two years. Her intelligence, enthusiasm, and concentration on Very Large Scale Integrated Circuit Design field inspire me all the time. I am thankful that she gives me a chance to be a member of her research team, and let me learn the most advance technology in CMOS circuit design.

Besides my advisor, I also want to thank to Dr. Raymond Siferd, who gives me many constructive advices in my study and research. His wisdom and kindness is the inexhaustible resource during my study life in Wright State University.

Finally, I would like to thank to Dr. Yan Zhuang for his service as my thesis defense committee.
I. Introduction

State of the art, wireless communication applications are indispensable in all around the world. GPS system, cellular telephone and other wireless devices are playing an essential role in people’s daily lives [1].

For wireless applications, receiver system is the vital block. The signals in atmosphere are detected and received by an antenna or antenna arrays, and passes to the following low noise amplifier (LNA) stage to amplify the detected signals and filter out some of the noise. Usually the received signal is weak and noisy, so band pass filters (BPF) are needed to pass the desired signals in a bandwidth (BW) and attenuate noise [2]. After the LNA and BPF, the received signals are stronger and less noise, which will be continued processed by the following receiver chain that is out of the scope of this thesis

1.1 Passive Filters

There are three types of filters, low pass, high pass and band pass filters. Their basic implementations are shown in Fig 1.1.1 by using passive components, resistor, capacitor and inductor. The Bode plot in Fig 1.1.2 shows a low pass filter passes low frequency signals and block high frequency signals; a high pass filter passes high frequency signal and attenuate low frequency signals, which is the opposite function of low pass filter; a band pass filter aims to select a certain frequency range signal and attenuates signals with frequencies outside this range. A typical passive BPF combines inductive and capacitive components as shown in Fig 1.1.1(c) to resonate a center
frequency which is the desired input signal frequency with a certain bandwidth.

Fig 1.1.1 Three filters circuit diagrams: (a) Low pass filter (b) High pass filter (c) Band pass filter

The order of a passive filter mainly depends on the number of capacitor and inductor components in the circuit [3]. For example, the band pass filter shown in Fig 1.1.1 is a 2$^{nd}$ order filter. Based on Fig 1.1.1(c), Ohm’s law, and Kirchoff’s circuit laws [4], the transfer function of this band pass filter is

$$H(s) = \frac{V_{out}}{V_{in}} = \frac{SL + \frac{1}{SC}}{(SL + \frac{1}{SC})(SL + \frac{1}{SC} + R)}$$ (1.1.2)

Eq. (1.1.2) can be further simplified to

$$H(s) = \frac{SL}{s^2RLC + sL + R}$$ (1.1.3)
According to Eq. (1.1.3), the s order would increase when the number of inductive and capacitive component in circuit getting large. So, for band pass filter design, the general function is

$$H(s) = \frac{a_m s^m + a_{m-1} s^{m-1} + a_{m-2} s^{m-2} + \cdots a_1 s + a_0}{b_n s^n + b_{n-1} s^{n-1} + b_{n-2} s^{n-2} + \cdots b_1 s + b_0}$$

(1.1.4)

Eq. 1.1.4 indicates that higher order design could give designer more space to optimize filters. However, more passive components would take a lot of the design area, especially for on-chip application. Thus, the CMOS active inductor band pass filter technology is essential and potential for today’s chip design and manufactory.

1.2 CMOS Technology

CMOS technology has been widely used in very large integrated circuit implementation for several decades, due to its low power, high density, low cost and high yield features [5], [6].

The first CMOS circuit was invented in 1963, by Frank Wanlass [6]. After that, this technology changes the whole world. In today’s life, nearly every electronic equipment employs CMOS technology to operate. CMOS technology include two MOS transistors, NMOS and PMOS. Each transistor has 4 nodes: drain (D), source (S), gate (G), and bulk (B) which can also be called body or substrate. Referring to Fig 4, both NMOS and PMOS transistors are controlled by gate-to-source voltage. When gate-to-source voltage is greater than NMOS threshold voltage, NMOS is turned on to pass the current. When gate-to-source voltage is less than PMOS threshold voltage, PMOS is turned on.
Fig 1.2.1 NMOS and PMOS (from left to right) schematic symbol

As CMOS technology is getting more advanced, feature size, transistor size and cost keep decreasing. Smaller feature size means higher operating speed, and lower power supply voltage. Thus, the power consumption of each transistor is reduced. For digital circuit design, low power consumption results in high density of integration. Intel 15-core Xeon Ivy Bridge-EX CPU integrate 4.3 billion CMOS transistors on a single chip with 541mm$^2$ area [7], and the system operating clock is up to 3.8 GHz [8].

For analog circuit design, the benefit of smaller feature size is not as good as digital design, sometimes it brings more trouble. In section 1.3, PVT (Process, Voltage and Temperature) variation as the biggest drawback of CMOS application will be introduced.

1.3 PVT Variation

As discussed in Section 1.2, PVT variation is the biggest barrier for many analog CMOS designs.

Ideally the performance of a fabricated chip should be close to the simulation results if the circuits are modeled properly. However, in the real world, that is impossible due to the different manufacture and operating environments, especially for sub-nano technologies. Every small variation of PVT could cause the output fluctuation
1.3.1 Process Variation

No matter how precise the manufacture equipment is, it is not possible to fabricate two totally identical wafers. Many factors affect the accuracy of wafer production, such as temperature, pressure and doping concentrations [10]. As a consequence, the electrical properties like sheet resistance and threshold voltage will be different between transistors, although they are designed to have exactly same parameters. Such parameters process variation happens on every element throughout a whole chip, so the practical result will be departure from expectation, and in many case, this variation is the key reason of testing failure. Billions of transistors in a same chip experience process variation, which may cause the chip performance vary substantially from the theoretical value after fabricating.

There are two methods to analyze the process variation. One is corner analysis, and another is Monte Carlo analysis. Corner analysis is simulating the different running speed of circuits assuming all transistors are fabricated at corner process conditions. In this thesis, three corners are considered which are: TT (Typical NMOS-Typical PMOS), SS (Slow-Slow) and FF (Fast-Fast) [11]. Monte Carlo analysis assumes a statistical variation of process parameters and component mismatch.

1.3.2 Voltage Variation

Voltage variation, usually is the supply voltage variation. This variation is caused by voltage drop of current flowing through the power rail resistors [12] . Since all currents of the circuit come from the power supply, when this variation happens, the circuit result will be different with theoretical value. Low power consumption is a perennial objective, so the supply voltage keep decreasing with the transistor size of a CMOS implementation [9].
scaling down. Such low supply voltage makes the voltage variation more significant, as the jitter no longer can be ignored compared to the desired rail voltage.

1.3.3 Temperature Variation

Temperature variation cannot be avoided by day-to-day system operating. Every transistor generates heat to the environment when they are operating. Even though, for only one transistor, the heat is too small to be noticed, there are billions of transistors integrated on a single chip and they can easily heat up the surrounding. In the software, the default operating climate is 27 degree, but in reality, the climate around the chip are changing all the time. CMOS transistor is a climate sensitive component, which will lead to the transistor’s speed varying.

To test the temperature variation, ADE XL analysis is used in Cadence software. In this thesis, 4 temperatures are applied to the circuit to measure the output changing. They are 0℃, 27℃ (default), 40℃, and 80℃.

1.4 Active Inductor Band Pass Filter

As discussed in 1.1, passive band pass filter is built by passive capacitive and inductive components. In off-chip design, the passive filter is very popular, since it is the simplest implementation of a given transfer function. Also, passive band pass filter can perform the required function without power supply, and the operating frequency can be very high due to passive components strong tolerance of high current [3]. Also passive band pass filter generate very little noise compared to active inductor band pass filter, because the noise of passive filter only comes from resistive components. [3] However, coming to on-chip integrated circuit design level, the passive band pass filter has some important disadvantages, such as passive inductor lacks of wide range tunability [13] and complicated high order implementation is very time-consuming and
difficult. The largest drawback is the extremely large on-chip passive inductor size. Active CMOS inductors become more and more attractive in recent years. An active inductor only takes 1-10% the area of a passive inductor with same inductance. [14] Active CMOS inductor based band pass filter offers a wider frequency tuning range by adjusting the bias voltage in the circuit. Potential high Q with multiple active filters in cascaded, and adjustable gain also good for on-chip circuit design. [15] The mainly concern for the active inductor band pass filter is the PVT variation. Such variation will vary center frequency, gain and Q factor of active inductor band pass filter from the desired value which may cause an unacceptable result.

1.5 Analog Buffer

CMOS analog buffer is one of the most important building blocks in mixed signal design, especially for system on-chip applications [16]. In order to save power and area, most on-chip applications generate weak internal signal, and only buffered at the output stage to drive a large capacitive load without distortion [17]. Therefore, the analog buffer’s input capacitance must be as small as possible to maintain the weak signal the same under different situations [18]. Also, the output of analog buffer needs to have a large value of slew-rate to meet the requirement of driving a large capacitive load [19].

Previous output buffer designs are mainly focusing on two directions. One is using the rail-to-rail class AB differential amplifier architecture to reach the low-power and high slew-rate goals. However, this low-power performance are realized by sacrificing the frequency. Another type of analog buffer is trying to drive the off-chip low resistive and high capacitive load. This power amplifier consumes a large amount of power to complete the driving requirements [20]. The design objective for the analog buffer in this thesis is an on-chip analog buffer that can drive a 50fF capacitive load at high
frequency with relative low power consumption. This design objective matches the active inductor filter application as will be discussed later.

1.6 Voltage Peak Detector

Fully automatic calibration process uses the variation information detected by the detector to determine how to adjust the bias voltage to compensate the CMOS active inductor band pass filter. To tell the frequency changing, based on simulation data, a CMOS voltage peak detector is designed in this thesis. When the process variation happens, active inductor band pass filter center frequency and output amplitude value will vary to a different value. The peak detector can detect the output amplitude and convert it to a desired DC feedback voltage value.

For entire calibration block, the number of transistors must be as small as possible, due to the self process variation. The detection circuit, as the first block of whole calibration process, has to have as small error caused by the process variation as possible. Thus, a simple architecture CMOS peak detector is needed in this thesis. There are many CMOS detector designs, and some of them are very accurate but complicated. One reported CMOS peak detector uses only two transistors to detect the sine wave amplitude alteration. In chapter 4, this detector will be analyzed and modified to meet the design specification.

1.7 Motivation

In information age, most people cannot live without electronic devices. Televisions, computers, and cell phones are becoming part of peoples’ daily life. Users always want the device to be smaller, long battery life and more powerful, which requires every single gate on the chip using less area and having better performance.

In receiver chain system, band pass filter is a very important component on the
chip to filter out unwanted signals. In modern CMOS very large integrated circuit design, band pass filter is required to have smaller size, higher center frequency and quality factor, and lower power consumption. In order to satisfy those goals, CMOS active inductor is implemented to replace the passive inductor. The lower area consumption and center frequency adjustability make CMOS active inductor band pass filter a promising on-chip component; however the PVT variation is the biggest drawback of CMOS circuit. Researchers have been working hard to reduce PVT variation. With feature size getting smaller, PVT variation is getting larger, and calibration becomes a must-do procedure to produce a high performance analog CMOS chip. For a high density integrated circuit, manually calibration is usually impossible. So, an automatic detecting and calibrating circuit is vital to the on-chip active inductor band pass filter application.

1.8 Objective

The objective of this thesis to implement a CMOS active inductor band pass filter function, and be able to detect process variation direction, then calibrate the effect of PVT variation. The detailed tasks include:

- A CMOS active inductor based band pass filter with 6GHz center frequency. The center frequency of the active BPF can be tuned back to 6GHz by adjusting only bias voltage at all three corners.
- A CMOS analog buffer with 0dB DC gain, and 6GHz -3dB frequency is designed to drive peak detector and other circuits after the active filter. A good driving ability is essential for this analog buffer design, and the input capacitance needs to be small to minimize its effect to the band pass filter.
- CMOS peak detector is the last stage circuit of this thesis. It is used to track
the CMOS active inductor band pass filter output changes, and reflect signal amplitude changing by different DC voltage.
II. CMOS Active Band Pass Filter

2.1 Gyrator-C Active Inductor Implementation

Gyrator is first proposed by Bernard D.H. Tellegen in 1948 [21]. It describes a two-port device using voltage, current, and gyration conductance (G). For CMOS technology, G represents the trans-conductance of a transistor. Usually, trans-conductance ($g_m$) is calculated by the ratio of current and voltage, which is the reciprocal of impedance. A gyrator is built by two back-to-back connected transconductors. When one node of the gyrator is connected to a capacitor which in this case is a varactor, the network can be used to synthesize an inductor as Fig. 2.1.1 shown [22]:

![Fig 2.1.1 Gyrator-C network](image)

In Fig 2.1.1, $V_{in}$ is input signal, and $I_{in}$ is current flowing through $g_{m1}$ path. $g_m$
represents the trans-conductance. C is a varactor, and \( V_C \) means the node voltage of this varactor. The equivalent impedance of network is derived as follows.

Assume the input voltage is \( V_{in} \) and current is \( I_{in} \), the input impedance can be developed in Eq. (2.1.1)

\[
Z_{in} = \frac{V_{in}}{I_{in}} \quad (2.1.1)
\]

The input current equals to

\[
I_{in} = -g_{m2} \cdot V_c \quad (2.1.2)
\]

At the same time, using \( g_{m2} \) path, the varactor’s node voltage also can be expressed as Eq. (2.1.3)

\[
V_c = -g_{m1} \cdot V_{in} \cdot \frac{1}{sC} \quad (2.1.3)
\]

Thus, the impedance of this gyrator design is

\[
\frac{V_{in}}{I_{in}} = \frac{sC}{g_{m1} \cdot g_{m2}} \quad (2.1.4)
\]

Refer to the impedance \( Z \) for an inductor is equal to \( sL \), so

\[
L_{eq} = \frac{C}{g_{m1} \cdot g_{m2}} \quad (2.1.5)
\]

From Eq. (2.1.5) it can be seen that the inductance of the active inductor is proportional to the capacitance of varactor, and inversely proportional to \( g_{m1} \) and \( g_{m2} \) which are trans-conductance of transistors.

### 2.2 Active Inductor Band Pass Filter

Fig 2.1.2 is the transistor level diagram for an active inductor band pass filter, where T3, T2 and ncap0&1 are used to implement an active inductor as depicted in Fig.2.1.1.
For this design, transistor T0 and T6 is using as current source and current sink. The current of T1 transistor ($I_{T1}$) value depends on current flowing from T0 ($I_{T0}$) and $g_{m1} = \frac{I_{T1}}{V_{in(DC)}}$, so $I_{T0}$ will be the dominant factor for varying the inductance when $V_{in(DC)}$ is fixed. In other word, the bias voltage of T0 transistor (VIF) can control the inductance of active inductor. Also, since $I_{T1} + I_{T2}$ (current of T2 transistor) must equal to $I_{T0}$, circuit would automatically adjust the drain node voltage of T0, which is connected to output, to balance the current in this path. Thus $I_{T1}$ could affect output offset value, and the bias voltage VIF will have a big effect for further active inductor band pass filter calibration.

Similar as passive band pass filter, the active inductor band pass filter uses an
active inductor and a varactor to perform band pass function. The center frequency will be controlled by the output inductance and capacitance based on band pass filter center frequency equation. Substitute the equivalent inductance of active inductor into center frequency equation.

\[ f_o = \frac{1}{2\pi \sqrt{L_C}} = \frac{g_{m1}g_{m2}}{2\pi C} \] (2.2.1)

Another important data to evaluate a band pass filter performance is the quality factor Q. Q usually describes the ratio of center frequency and 3dB down frequency, which is also used to measure the “sharpness” of amplitude response. The Q value can reflect how effectively the band pass filter can enlarge the desired signal and discard unwanted signals. For active band pass filter, Q can be estimated using the equation below. Notice R in Eq. (2.2.2) is the resistance of inductor.

\[ Q = \frac{1}{R} \sqrt{\frac{L}{C}} \] [23] (2.2.2)

There are two vectors to change center frequency \( f_o \) and Q of active inductor band pass filter. One is changing output node capacitance (C), and another one is changing active inductor’s value. The output capacitance is decided by both transistors connected to output node and load capacitance which is related to next stage circuit input transistors. Once the circuit is placed on chip, all transistors’ size are fixed, and output node capacitance is also fixed. Thus by changing output capacitance cannot adjust band pass filter’s center frequency.

However, a couple techniques can be used to adjust the active inductance, such as varying the varactor value by adjusting the control voltage of the varactor, changing the bias voltage of the transistors to adjust trans-conductance. Based on section 2.1 analysis, active inductance could be tuned by adjusting varactor or bias voltage value. Using this method, the output center frequency has tunability to satisfied different system
specification. Such characteristic makes active inductor more attractable than traditional on-chip passive inductor whose inductance is non-variable after fabrication.

2.3 Simulation results

A one stage active inductor based BP filter is implemented in 90nm CMOS technology. The schematic circuit is given in Fig. 2.2.1. Simulations are performed in Cadence Analogue Design Environment (ADE). Fig 2.3.1 indicates this one stage active inductor band pass filter’s center frequency is 6GHz. Under this center frequency, gain is 24.84dB and $f_{-3dB}$ bandwidth is 187.93MHz. So, $Q=\frac{f_0}{BW}$ mentioned in section 2.2.

![AC analysis of active band pass filter](image)

Fig 2.3.1 AC analysis of active band pass filter

The transient analysis result in Fig 2.3.2 demonstrates the 6GHz output signal has a gain of 2.05 in linear. This means, the active inductor band pass filter not only can let the 6 GHz input signal pass through, but also amplify the input signal to make a distinction between the wanted and unwanted signal.
In introduction part, PVT variation is discussed and illustrated. In this thesis, corner analysis would be the main method to test the circuit process variation. The TT (Typical, Typical), FF (Fast, Fast) and SS (Slow, Slow) simulation results are presented in Fig 2.3.3 and Fig 2.3.4, and the waveform indicates that the circuit center frequency has a huge variation, varying from 4.78GHz, SS analysis, to 6GHz, TT analysis, to 7.33GHz, FF analysis.
In Fig 2.3.4, left waveform is produced by active inductor BPF working at SS corner. Center one is generated at TT corner, and right one is at FF corner. Table 2.3.1 lists all the data collected and calculated from Fig 2.3.3 and 2.3.4. With same circuit
parameters, output could vary a lot under different corners. When circuit is in SS corner, center frequency becomes low, gain and Q raise rapidly, and bandwidth drops dramatically. On the contrary, in FF corner, center frequency goes high, bandwidth becomes large, but gain and Q drops.

<table>
<thead>
<tr>
<th>Corner</th>
<th>Center Frequency(GHz)</th>
<th>$f_{-3dB}$ bandwidth(MHz)</th>
<th>Gain</th>
<th>Q</th>
</tr>
</thead>
<tbody>
<tr>
<td>TT</td>
<td>6</td>
<td>187.93</td>
<td>17.5</td>
<td>31.9</td>
</tr>
<tr>
<td>SS</td>
<td>4.78</td>
<td>10.87</td>
<td>237</td>
<td>440</td>
</tr>
<tr>
<td>FF</td>
<td>7.33</td>
<td>469.24</td>
<td>8.3</td>
<td>15.6</td>
</tr>
</tbody>
</table>

Fig 2.3.5 shows 20 times running simulation waveforms through Monte Carlo analysis with mismatch data saved. Table 2.3.2 summarizes the variation of main parameters. Each of this 20 samples gives a different output data. With such variation, it is hard for designer to estimate the result, also it’s hard for whole system working with this unstable component.
Fig 2.3.5 Monte Carlo analysis with mismatch data saved (run 20 times)

Table 2.3.2 Summary Monte Carlo Analysis

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
<th>Different percentage with TT data (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Gain (Max)</td>
<td>73.7</td>
<td>+388.6</td>
</tr>
<tr>
<td>Gain (Min)</td>
<td>5.4</td>
<td>-69.1</td>
</tr>
<tr>
<td>Center Frequency (Max)</td>
<td>7.1GHz</td>
<td>+18.3</td>
</tr>
<tr>
<td>Center Frequency (Min)</td>
<td>4.76GHz</td>
<td>-20.7</td>
</tr>
<tr>
<td>$f_{-3dB}$ Bandwidth (Max)</td>
<td>638.03MHz</td>
<td>+239.5</td>
</tr>
<tr>
<td>$f_{-3dB}$ Bandwidth (Min)</td>
<td>42.1MHz</td>
<td>-77.6</td>
</tr>
<tr>
<td>Q Factor (Max)</td>
<td>129.8</td>
<td>+306.9</td>
</tr>
<tr>
<td>Q Factor (Min)</td>
<td>9.06</td>
<td>-72.6</td>
</tr>
</tbody>
</table>

Such variation happens nearly in all analog circuits. With these changing parameters, this active inductor band pass filter couldn’t be used in practical circuits. In the following part, some manual adjustments of bias voltages are employed to tune the output waveform to the desired value.
2.4 Manual Calibration

The basic idea for manual calibration is changing bias voltages of active inductor band pass filter shown in Fig 2.1.2 to vary inductance of active inductor. Based on Eq. (2.1.5), the changing of trans-conductance and internal varactor capacitance could lead to the changing of active inductance. Fig 2.4.1 is the ac waveform of FF corner simulation after adjusting the bias voltages of transistors. In this case, $V_{LS}$ the bias voltage for current sink $I_S$ is increased from 0.6V to 0.7V. $V_{IF}$ which is bias voltage for generating $I_b$ is increased from 0.6V to 0.618V. The result indicates that center frequency goes down to 6GHz, gain = 26.48dB (21.1), $f_{-3dB}$ bandwidth = 196.45MHz, and $Q = 30.54$. These data verify that this calibration works by comparing with TT simulation results. In Fig 2.4.1, right waveform indicates BPF center frequency before adjustment, and right waveform present the center frequency is brought back to 6GHz.

![Fig 2.4.1 FF corner ac simulation after manual adjustment](image)

Using the same technique to calibrate SS situation which is shown in Fig 2.4.2, and this time, the bias voltage which control the varactor’s capacitance is increased
from 0.6V to 1V. $V_{CM}$ changes from 0.6V to 0.7V, and $V_{B4}$ is decreased from 0.6V to 0.46V. $V_{LS}$ goes up from 0.6V to 0.65V, and $V_{IF}$ goes down from 0.6V to 0.59V. The adjusted waveform center frequency goes up to 6GHz, gain = 14.01dB (5.02), $f_{-3dB}$ bandwidth = 586.82MHz, and $Q = 10.22$, which are comparable to TT analysis results. In Fig 2.4.2, left waveform indicates BPF center frequency before adjustment, and right waveform present the center frequency is brought back to 6GHz.

![AC response graph](image)

**Fig 2.4.2 SS corner ac simulation after manual adjustment**

Table 2.4.1 list the functionality of each individual transistor to the gain, center frequency and quality factor of active inductor based BP filter in Fig 2.1.2. Based on this table, the output signal can be manually calibrated to the desired center frequency.

**Table 2.4.1 Transistor’s function of tuning the output waveforms**

<table>
<thead>
<tr>
<th>Bias voltage name</th>
<th>Function after increase the voltage</th>
</tr>
</thead>
<tbody>
<tr>
<td>VIF</td>
<td>$f_o$ increase</td>
</tr>
<tr>
<td>VLS</td>
<td>$f_o$ and Q increase</td>
</tr>
<tr>
<td>VCM</td>
<td>$f_o$ and Gain increase</td>
</tr>
<tr>
<td>VLS_2</td>
<td>$f_o$ increases</td>
</tr>
</tbody>
</table>
III. Analog Buffer

3.1 System Review

The motivation to design this analog buffer is for serving active inductor band pass filter and calibration circuit. Traditional on-chip band pass filter is built with on-chip passive spiral inductors; however, the fatal drawback for this component is area costing. Advantages of the active CMOS inductor based filter include wide tuning range for center frequencies, potential high Q values with multiple stages of active filter, tunable gain, and small size [15]. Nevertheless, since the active inductor band pass filter uses transistor to perform the inductor function, it would be affected by process, voltage and temperature (PVT) variation. The PVT variation is happening all the time with circuit running, and it is one of the most frequently factor to cause the circuit performance degraded or function error. Thus, a calibration circuit is needed to correct the variation error.

Fig 3.1.1 Block diagram of automatically calibrated active inductor band pass filter.
This section of the thesis is focusing on the wide bandwidth analog buffer design, which is highlighted in Fig 3.1.1. This analog buffer is used to drive a larger capacitive load which includes a detector or detectors and the following stage circuit, and also to mitigate the effect to the active inductor band pass filter from the other following components. To reduce the analog buffer effect to the active inductor BPF, the input capacitance of this buffer needs to be minimized, which means keeping the input transistor sizes small.

3.2 Circuit Architecture

One reported high frequency analog buffer is presented in Fig 3.2.1 [24]. M1 and M4 transistors are the trans-conductance stages, which transfer the voltage signal to current signal. M3 transistor is the load stage with load trans-conductance approximately $g_m$, since $g_{ds1}$ and $g_{ds3}$ is much smaller than $g_m$. The same procedure to get M2 transistor’s conductance equals to $g_m$ [25]. The small signal equivalent circuit is given in Fig.3.

![Current sink analog buffer](image)

Fig 3.2.1 Current sink analog buffer.
Through the first stage small signal model in Fig.3, using nodal equation:

$$-g_{m1} \cdot v_{in(s)} = v_{1(s)} \cdot (g_{m3} + sC_1) \quad (3.2.1)$$

$$-g_{m4} \cdot v_{1(s)} = v_{out(s)} \cdot [g_{m2} + s(C_2 + C_L)] \quad (3.2.2)$$

C1 is the capacitance generated from M1, M3 and M4 transistors at $v_1$ node, which includes $C_{gd1}$, $C_{db1}$, $C_{gs3}$ and $C_{gs4}$, meanwhile the output node’s capacitance $C_2 = C_{gs2} + C_{db2} + C_{gd4} + C_{db4}$.

C1 is the capacitance generated from M1, M3 and M4 transistors at $v_1$ node, which includes $C_{gd1}$, $C_{db1}$, $C_{gs3}$ and $C_{gs4}$, meanwhile the output node’s capacitance $C_2 = C_{gs2} + C_{db2} + C_{gd4} + C_{db4}$.

Fig 3.2.2 AC signal equivalent circuit of current sink analog buffer $C_{gs}$, $C_{gd}$ and $C_{db}$ are the gate to drain, gate to source and drain to bulk capacitance for a single transistor, respectively. These capacitance can be estimated using equations from Eq. (3.2.3) to Eq. (3.2.5) in the following content. The dimensions in the equations Eq. (3.2.3) to Eq. (3.2.5) are demonstrated in Fig. 3.2.3.

In transistor 3D picture, W and $L_{CH}$ are the width and length of transistor. $L_{Diff}$
means the length of N type diffusion, and this is a constant value for a specify technology. There are three equations to estimate list below to estimate gate-to-source, gate-to-drain, and drain-to-bulk capacitance of single transistor.

\[ C_{gs} = \frac{2}{3} C_{ox} \cdot W \cdot L + CGSO \cdot W \]  
(3.2.3)

\[ C_{gd} = CGDO \cdot W \]  
(3.2.4)

\[ C_{db} = \frac{C_{J} \cdot A}{(1+V_{DBP}\times M)} + \frac{C_{JSW} \cdot P}{(1+V_{DBSW}\times M)} \]  
(3.2.5)

For 90nm CMOS technology, \( C_{ox} \) in Eq. (3.2.3) is oxide capacitance, and it equals to \( \varepsilon_0 \cdot \varepsilon_r / t_{ox} \), \( \varepsilon_0 \) is permittivity of free space which is 3.9 in here, and \( \varepsilon_r \) represent the permittivity of silicon dioxide, and its value is \( 8.85 \times 10^{-18} \) F/um. When the oxide thickness \( t_{ox} = 2.05 \times 10^{-9} \) m, \( C_{ox} \) is estimated to be 15.97 fF/um². CGSO in Eq. (3.2.3) and CGDO in Eq. (3.2.4) are gate-source and gate-drain overlap capacitance, and in this thesis, they have the same value, equal 0.18 fF/um for both PMOS and NMOS transistors. A and P in Eq. (3.2.5) represent the area and perimeter of transistors, and \( A = W \cdot L \text{Diff}, P = 2(W + L \text{Diff}) \). Choose the diffusion length (L\text{Diff}) to be 0.32um. So, the area for each transistor is (0.32*W) um², and the perimeter is (0.64+2W) um. Substitute all the other parameter values, which cannot be published, into Eq. (3.2.3), Eq. (3.2.4) and Eq. (3.2.5), the results are summarized in Table.1. Some small constant value are ignored in the calculation to get the relationship between transistor capacitance with its width. Based on the data in Table.1, it’s easy to tell that all the capacitance are proportional to width.

DC analysis for the circuit in Fig 3.2.1, all transistors should be operating in saturation region. M1 and M3 transistors have the same amount of current. M3 and M4 form a current mirror, so \( I_{M4} = I_{M3} \cdot W4/W3 = I_{M1} \cdot W4/W3 \). M2 transistor and M4 transistor are in the same path, thus \( I_{M2} = I_{M1} \cdot W4/W3 \). Current in M1 and M2
transistors all comes from the current generated in M5, so \( I_{M5} = I_{M1} + I_{M1} \cdot W4/W3 \), \( I_{M1} = I_{M5}/(1 + W4/W3) \). Source current \( I_{M5} \) is decided by M5 transistor width and bias voltage. To keep the analog buffer has enough gain, M5 size and bias voltage should be large. In this thesis, pick \( W5=40\text{um} \), and \( V_{bias}=0.6\text{V} \). Thus,

\[
I_{M5} = 0.5K_n \cdot (W5/L) \cdot (V_{gs5} - V_{thn})^2
\]

(3.2.6)

Through Cadence simulation analysis results in 90nm CMOS technology, NMOS transistor’s process gain factor \( K_n = 86.62 \text{uA/V}^2 \), and \( V_{thn} = 0.25\text{V} \) are chosen to be NMOS transistor’s gate threshold voltage for further estimation. So,

\[
I_{M5} = 17324 \cdot (V_{bias} - 0.25)^2 \text{uA}
\]

(3.2.7)

Based on the trans-conductance equation:

\[
g_m = \sqrt{0.5K_n \cdot (W/L) \cdot I_{DSQ}}
\]

(3.2.8)

Table 3.2.1 90nm theoretical parameter and circuit modulus represented by transistor widths.

<table>
<thead>
<tr>
<th>( C_{gs(n,p)} )</th>
<th>1.271*W fF</th>
</tr>
</thead>
<tbody>
<tr>
<td>( C_{gd(n,p)} )</td>
<td>0.18*W fF</td>
</tr>
<tr>
<td>( C_{dbn} )</td>
<td>0.327*W fF</td>
</tr>
<tr>
<td>( C_{dbp} )</td>
<td>0.343*W fF</td>
</tr>
<tr>
<td>( C_1 )</td>
<td>(0.507W1+1.271W3+1.451W4) fF</td>
</tr>
<tr>
<td>( C_2 )</td>
<td>(1.598W2+0.523W4) fF</td>
</tr>
<tr>
<td>( C_L )</td>
<td>50 fF</td>
</tr>
<tr>
<td>( g_{m1} )</td>
<td>( 866.2 \cdot (V_{bias} - V_{thn})^2 \cdot \sqrt{\frac{W1+W3+W5}{W3+W4}} \text{uA/V} )</td>
</tr>
<tr>
<td>( g_{m2} )</td>
<td>( 866.2 \cdot (V_{bias} - V_{thn})^2 \cdot \sqrt{\frac{W2+W4+W5}{W3+W4}} \text{uA/V} )</td>
</tr>
<tr>
<td>( g_{m3} )</td>
<td>( 866.2 \cdot (V_{bias} - V_{thn})^2 \cdot W3 \cdot \sqrt{\frac{W5}{W3+W4}} \text{uA/V} )</td>
</tr>
<tr>
<td>( g_{m4} )</td>
<td>( 866.2 \cdot (V_{bias} - V_{thn})^2 \cdot W4 \cdot \sqrt{\frac{W5}{W3+W4}} \text{uA/V} )</td>
</tr>
</tbody>
</table>
Apply Eq. (3.2.1) into Eq. (3.2.2) then

$$v_{out}(s) = \frac{g_{m4}g_{m1}v_{in}(s)}{(g_{m3}+sC1)(g_{m2}+s(C2+CL))}$$  \hspace{1cm} (3.2.9)

The voltage gain transfer function is,

$$A_v(s) = \frac{v_{out}(s)}{v_{in}(s)} = \frac{g_{m1}g_{m4}}{(g_{m3}+sC1)(g_{m2}+s(C2+CL))}$$  \hspace{1cm} (3.2.10)

The DC voltage gain is when the s in Eq. (3.2.10) equal to 0,

$$A_v(0) = \frac{g_{m1}g_{m4}}{g_{m2}g_{m3}} \frac{1}{(1+s\frac{C1}{g_{m3}})} \frac{1}{(1+s\frac{C2+CL}{g_{m2}})}$$  \hspace{1cm} (3.2.11)

Another important parameter for analog buffer design is the 3dB down frequency. The Eq. (3.2.11) can be expressed in the following equation:

$$A_v(s) = \frac{g_{m1}g_{m4}}{g_{m2}g_{m3}} \frac{1}{(1+s\frac{C1}{g_{m3}})} \frac{1}{(1+s\frac{C2+CL}{g_{m2}})}$$  \hspace{1cm} (3.2.12)

Therefore, this analog buffer has two poles, $|p1| = g_{m3}/C_1$ and $|p2| = g_{m2}/(C_2 + C_L)$. So, at $v_1$ node:

$$\omega_1 = |p1| = \frac{866.2*(V_{bias}^2-V_{thn})^2+W^2}{(0.507W1+1.271W3+1.451W4)}$$  \hspace{1cm} (3.2.13)

And at output node:

$$\omega_{out} = |p2| = \frac{866.2*(V_{bias}^2-V_{thn})^2+W^2}{(1.598W2+0.523W4+50)}$$  \hspace{1cm} (3.2.14)

In order to have unity gain, $g_{m4}g_{m1}$ should equal to $g_{m3}g_{m2}$ from Eq. (3.2.11).

At the same time, to extend the -3dB frequency, $g_{m2}$ and $g_{m3}$ value need to be high enough to make both $f_{-3dB_{v1}}$ and $f_{-3dB_{out}}$ over 6GHz. Based on Eq. (3.2.13) and Eq. (3.2.14), all transistor widths except M5 need to be small to keep the buffer having a correct function at 6GHz. However, equation Eq. (3.2.11) indicates that if W5 is large, then W2 must extremely small to have the DC gain be 0dB. Thus it is hard to extend the -3dB frequency with fixed gain for Fig 3.2.1 analog buffer, and this architecture is...
not suitable for very high frequency design.

To solve this problem, a supportive stage analog buffer is putting forward. Fig 3.2.4 is the schematic diagram of the proposed analog buffer, which employs current sink and current source analog buffer to improve the performance. To analyze this analog buffer’s performance, a simplified small signal model is developed in Fig.5.

Based on the Kirchhoff’s current law, V1 and V2 node voltages can be expressed as:

\[ v_{1(s)} = -g_{m1} * v_{in(s)} / (g_{m3} + sC1) \]  \hspace{1cm} (3.2.15)

\[ v_{2(s)} = -g_{m7} * v_{in(s)} / (g_{m9} + sC4) \]  \hspace{1cm} (3.2.16)

In Eq. (3.2.16), \( C4 = C_{gd7} + C_{db7} + C_{gs8} + C_{gs9} \), and the capacitance at output node is \( C2+C3+CL \) with \( C3=C_{gs6}+C_{db6}+C_{gd8}+C_{db8} \). There are two current sources
supply the current to the output, which are \( g_{m4}v_1 \) and \( g_{m8}v_2 \). The effective resistance of output is \( 1/(g_{m2} + g_{m6}) \), when ignore the effect of \( g_{ds} \). Use one side analog buffer analysis method to study the current source part, then: \( I_{M10} = 0.5K_p \cdot (W10/L) \cdot (V_{sg10} - V_{thp})^2 \) \( (3.2.17) \)

The \( K_p \) in Eq. (3.2.17) is PMOS transistor’s process gain factor, and it equals to 44.66uA/V\(^2\), and PMOS transistor gate threshold voltage \( V_{thp} = 0.25V \). Apply some other 90nm technology PMOS parameters into Eq. (3.2.3), Eq. (3.2.4), Eq. (3.2.5), and Eq. (3.2.8), then all the parameters of current source analog buffer can be gotten and shown in Table 3.2.2.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Equation</th>
</tr>
</thead>
<tbody>
<tr>
<td>( C3 )</td>
<td>( (1.614W6+0.507W8) ) fF</td>
</tr>
<tr>
<td>( C4 )</td>
<td>( (0.523W7+1.271W8+1.271W9) ) fF</td>
</tr>
<tr>
<td>( g_{m6} )</td>
<td>( 446.6 \cdot (V_{bias} - V_{thp})^2 \cdot \sqrt{\frac{W6+W8+W10}{W8+W9}} ) uA/V</td>
</tr>
<tr>
<td>( g_{m7} )</td>
<td>( 446.6 \cdot (V_{bias} - V_{thp})^2 \cdot \sqrt{\frac{W7+W9+W10}{W8+W9}} ) uA/V</td>
</tr>
<tr>
<td>( g_{m8} )</td>
<td>( 446.6 \cdot (V_{bias} - V_{thn})^2 \cdot \sqrt{W10 \cdot W8+9} ) uA/V</td>
</tr>
<tr>
<td>( g_{m9} )</td>
<td>( 446.6 \cdot (V_{bias} - V_{thn})^2 \cdot \sqrt{W10 \cdot W8+9} ) uA/V</td>
</tr>
</tbody>
</table>

At output node,

\[
V_{out(s)} = V_{out(s)} - \left( g_{m4} v_1(s) + g_{m8} v_2(s) \right) / \left[ g_{m2} + g_{m6} + s(C2 + C3) \right] \quad (3.2.18)
\]

Apply Eq. (3.2.15) and Eq. (3.2.16) into Eq. (3.2.17), the proposed analog buffer’s voltage transfer function is:

\[
A_{v(s)} = \left( \frac{g_{m1}g_{m4}}{g_{m3+sC1}} + \frac{g_{m7}g_{m8}}{g_{m9+sC4} \cdot (g_{m2}+g_{m6}+s(C2+C3+CL))} \right) \quad (3.2.19)
\]

When \( s \) in Eq. (3.2.19) equals to 0, the dc gain of the proposed analog buffer is:

\[
A_{v(0)} = \left( \frac{g_{m1}g_{m4}}{g_{m3}} + \frac{g_{m7}g_{m8}}{g_{m9}} \right) \cdot \frac{1}{g_{m2}+g_{m6}} \quad (3.2.20)
\]
In Eq. (3.2.19), there are three poles, which are: $|p_1| = g_{m3}/C_1$, $|p_2| = g_{m9}/C_4$, and $|p_3|=(g_{m2} + g_{m6})/(C_2 + C_3 + C_4)$.

So,

$$\omega_1 = |p_1| = \frac{866.2*(V_{\text{bias}}-V_{\text{thn}})^2*W3*\sqrt{W5}}{(0.507W1+1.271W3+1.451W4)}$$ (3.2.21)

$$\omega_2 = |p_2| = \frac{g_{m9}}{C_4} = \frac{446.6*(V_{\text{bias}}-V_{\text{thp}})^2*W9+\sqrt{W10}}{(0.523W7+2.362W8+2.362W9)}$$ (3.2.22)

Substitute all the data into $|p_3|$, then the output node pole can be represented by transistors’ width:

$$\omega_3 = |p_3| = \frac{866.2*(V_{\text{bias}}-V_{\text{thn}})^2*W2*W4*W5+446.6*(V_{\text{bias}}-V_{\text{thp}})^2*W6*W8+W10}{(2.689W2+0.523W4+2.705W6+0.507W8+50)}$$ (3.2.23)

Comparing Eq. (3.2.23) with Eq. (3.2.14), there are more transistors coming into play to affect the -3dB frequency, which means the proposed analog buffer has more flexibility to extend the circuit -3dB frequency. Meanwhile, if W2, W3, W6 and W9 are fixed to maintain the -3dB frequency over 6GHz, then the DC gain can still be adjusted to 0dB by varying transistor width of M1, M4, M7 and M8. Even more, this proposed analog buffer can be designed to offer required gain at certain frequency by setting transistor width appropriately.

3.3 Practical Circuit Design and Simulation Results

3.3.1 Transistor Width Set Up

Based on Eq. (3.2.20), in order to get a higher $A_{V(0)}$, $g_{m1}$, $g_{m4}$, $g_{m7}$ and $g_{m8}$ should be large, and $g_{m2}$, $g_{m3}$, $g_{m6}$ and $g_{m9}$ should be small. As the transconductance of each transistor equals to $\sqrt{2 * K_{(n or p)} * \frac{W}{L} * I_Q}$, and $K_{(n or p)}$ is constant then $g_m$ is proportional to width and quiescent current with fixed length. In
this proposed analog buffer design, the quiescent current is generated from both current
sink (M5) and current source (M10), so \( I_Q \) is a fixed value with parameters of current
sink and source unchanged in all test cases. In this way, increasing M1, M4, M7 and
M8 transistor width and decreasing M2, M3, M6 and M9 transistors width can improve
\( A_{v(0)} \). Coming into AC analysis, reducing M2, M3, M6 and M9 transistor width will
make \( f_{-3dB} \) smaller, but also bring C2 and C3 smaller due to the capacitance is
proportional to transistor width. In general, the cutoff frequency would not be affected
too much by altering the width of M2 and M6 transistors. M3 and M9 transistors size
cannot be too small, since \( g_{m3} \) and \( g_{m9} \) decide V1 and V2 node f-3dB frequency as
shown in Eq. (3.2.14) and Eq. (3.2.23).

As the statement in system review part, the active inductor band pass filter is lack
of driving ability, so the input transistor width must be small enough to prevent the
input capacitance distorting the output waveform of previous stage’s filter. Therefore,
M1 and M7 transistors must have a small size.

As analyzed in chapter 2, process variation has a big effect on the active inductor
band pass filter. Referring data from Table 2.3.1, the center frequency is moved from
4.78GHz in SS corner analysis to 7.33GHz in FF corner analysis. Also, the gain is
changed from lowest 8.3 to highest 237. This indicate the input of the analog buffer
will be varied in a certain range. Thus, the analog buffer should have sufficient input
amplitude and frequency range. For this design, the input amplitude range is 0.1V to
0.3V, and the frequency range is 4.5GHz to 7.5GHz.

### 3.3.2 Simulation Result

This part presents two groups of testing results by simulating the proposed analog
buffer. One is having 0dB at low frequency, another one increases the gain at low
frequency to get higher gain at 6GHz. These two results are gotten by varying the
transistors’ width, and both of them have over 6GHz bandwidth.

Fig 3.3.1 is the bode plot for frequency domain simulation of one side, low gain proposed and high gain proposed analog buffer. The ac results show that the gain is decreasing with the growth of frequency.

Fig 3.3.1 Bode plot of referenced and proposed buffer : (a) one-side analog buffer; (b) low gain proposed analog buffer; (c) high gain proposed analog buffer.
In low frequency region, the low gain proposed analog buffer supply nearly 0dB gain to the output, which is -56.9mdB, and the high gain design has 2.17dB, but the one side analog buffer in Fig.2 has -4.72dB loss during this low frequency range. When the input frequency goes up to 6GHz, the output gain of proposed high gain analog buffer is -798mdB, which is a slightly loss. This is much more than the -6.9dB loss of one side analog buffer. For low gain proposed buffer, the output has -3.05dB loss at 6GHz, which is not good, but still acceptable to this design. At the required 7.5GHz point, the proposed high gain analog buffer outputs a -2.3dB loss, but is still acceptable for next stage detectors to tell the error. However, output signal strength of the low gain proposed analog buffer and one side analog buffer is only -4.3dB and -7.9dB of the input, and it adds more difficulties to implement the detection circuit since the detector needs a very high resolution to tell the difference.

The time domain analysis waveform in Fig 3.3.2 gives a straight forward picture about the performance increment. The one side analog buffer’s output is distorted when input amplitude is 0.1V and frequency is 6GHz, but at the same testing environment, both of the low gain and high gain proposed analog buffer tracks the input very well. The high gain proposed analog buffer has the best performance among this three design, since its output waveform has the largest amplitude.
Fig 3.3.2 Comparison of referenced and proposed buffer time domain working performance: (a) one-side analog buffer; (b) low gain proposed analog buffer; (c) high gain proposed analog buffer.

Other time domain simulation data are shown in Table.2, and the result has a slightly difference with the frequency domain outcome. The results of high gain proposed analog buffer can work at required input cases, and output sufficient signal strength at the output node at high frequency without waveform distorted. Such
frequency range is included in the input dynamic range of analog buffer. The low gain proposed analog buffer has a very stable unity gain output at low frequency region, but doesn’t fit the requirements shown above. If other application working in low frequency, then this low gain analog buffer can be a good option to enhance the design driving ability. Furthermore, the low gain analog buffer consumes less power than the high gain design. The advantage of the proposed analog buffer design is the freedom to adjust the performance. More transistors involved in the output performance makes this proposed analog buffer offer more special functions than many previous design. Besides, this proposed analog buffer are mainly focusing on the high frequency on-chip design, so it has a larger bandwidth than the low power design, and at the same time, the recommended buffer consumes average 0.84mW power at 6GHz, which is much less than 45mW of the power amplifier [8]. Therefore, this proposed analog buffer is satisfied the high frequency, low power and sufficient input tolerant range requirements.

Table 3.3.1 Time domain simulation results of low gain and high design.

<table>
<thead>
<tr>
<th>Input</th>
<th>Low Gain Design</th>
<th>High Gain Design</th>
</tr>
</thead>
<tbody>
<tr>
<td>Amplitude (mV)</td>
<td>Frequency (GHz)</td>
<td>Gain (dB)</td>
</tr>
<tr>
<td>0.1</td>
<td>4.5</td>
<td>-2.07</td>
</tr>
<tr>
<td>0.2</td>
<td>4.5</td>
<td>-2.78</td>
</tr>
<tr>
<td>0.3</td>
<td>4.5</td>
<td>-3.37</td>
</tr>
<tr>
<td>0.1</td>
<td>6</td>
<td>-3.47</td>
</tr>
<tr>
<td>0.2</td>
<td>6</td>
<td>-4.05</td>
</tr>
<tr>
<td>0.3</td>
<td>6</td>
<td>-4.65</td>
</tr>
<tr>
<td>0.1</td>
<td>7.5</td>
<td>-5.01</td>
</tr>
<tr>
<td>0.2</td>
<td>7.5</td>
<td>-5.54</td>
</tr>
<tr>
<td>0.3</td>
<td>7.5</td>
<td>-5.98</td>
</tr>
</tbody>
</table>

3.4 Summary

An analog buffer employed two reversely identical stages design is presented in
this part of thesis. The proposed analog buffer is mainly focus on the on-chip high frequency low-power design. This unique design has more flexibilities to adjust the function than many other design, because the output can be affected by amount of vectors. The low gain proposed buffer offers nearly perfect unity gain function in low frequency region, and it has an over 6GHz 3dB down frequency. The high gain proposed analog buffer can output a sufficient signal with the previous active inductor band pass filter stage’s required 4.5GHz and 7.5GHz input frequency range. Both designs input dynamic range is 0.3V, which also satisfied the previous stage’s output requirement. This proposed analog buffer can give more function by varying the transistors’ size to suit for different designs.
IV. CMOS Peak Detector

4.1 Circuit Implementation

The basic idea of this peak detector is using a fixed CMOS transistor’s saturation current to force the output node reflecting the gate voltage changing [26]. The schematic diagram of this peak detector is shown in Fig 4.1.1.

When input signal coming into circuit, vin is a continuing changing gate voltage for transistor T4. A DC bias voltage, V_{in-bias} is generated from output through R_{feedback}. PMOS T0 is used to generated bias current (I_{bias}), and this current will flow through 3
paths on diagram. One path is going to charge output capacitance and produce output DC result. Another path is to T4. The average current of T4, closes to equal I_{bias} when output voltage stabilized. The last path would pass the feedback current (I_{feedback}) through resistor connected between drain and gate nodes of T4, which is also the gate leakage current—smaller enough to be tolerated. Refer to Kirchoff’s current law:

\[ I_{charge} + I_{T4} + I_{feedback} = I_{bias} \] (4.1.1)

If input amplitude is low, gate-to-source voltage of T4 will be barely larger or even smaller than threshold voltage. Thus, T4 will generate small amount of current I_{T4}. Since I_{bias} is fixed, I_{charge} and I_{feedback} would increase to satisfied Eq. (4.1.1). At the same time, I_{charge} would increase output node voltage, which is also drain-to-source voltage of T4. Then, V_{in-bias} is increased and I_{T4} goes high, until all the current are balanced and output voltage is stabilized as a DC signal. If input amplitude is large, T4 will be strongly turned on, and this will lead to a large I_{T4} value. When I_{T4} is larger than I_{bias}, output capacitor C1 will discharge, and supply current to T4 to balance Eq. (4.1.1). Finally, output voltage would become lower after discharging to decrease I_{T4} to make all currents balance again. So, this detector should output a high voltage when input amplitude is low, and low output voltage when input amplitude is high. The resistor shown in Fig 4.1.1 is used to generate input bias voltage which should equal to output node voltage. Thus, this resistor cannot be too small. However, too large resistor value would increase the stabilization time for this detector, since input stage time constant equal to R*C. In this thesis, 10KΩ is chosen to be the resistor value.

4.2 Simulation Results

Based on the analysis above, an amplitude peak detector is built in 90nm CMOS technology as shown in Fig 4.1.1 and tested in Cadence Analog Design Environment.
Fig 4.2.1 is the schematic simulation results of the designed peak detector with 6GHz input amplitude of 0.1V, 0.2V, and 0.3V, respectively.

The results in Fig 4.2.1 show that, this detector can detect the difference of different amplitude sine waves, but the output difference is too small. For example, when input amplitude is 100mV, the detector outputs 517mV DC voltage as seen the top waveform in Fig. 4.2.1; when input is 200mV, the detector outputs 462mV as seen the middle waveform. There is only 65mV output difference for 100mV input amplitude difference. To verify the sensitivity of this detector, an 11 samples of input amplitude from 0.1 to 0.2 simulation data is provided in Fig 4.2.2. From the graph, every two adjacent data almost have the same difference for about 3mV, and this proves that the peak detector can detect the difference with input has 10mV amplitude changes.
However, the output difference is too small for the following circuit to recognize.

![Simulation Results of Peak Detector](image)

Fig 4.2.2 11 output samples DC value with input amplitude from 0.1V to 0.3V.

### 4.3 Circuit Modification

Two characteristics of the reported CMOS peak detector can be modified if the requirements of detection system are different. One is increasing the output voltage range, and another is having the output be proportional changing to the increment of input amplitude, instead of inversely proportional as Fig. 4.1.1. To solve these two problems, an active load amplifier is added after the original peak detector to amplify and inverse the output DC signal as shown in Fig 4.3.1.
The simulation results in section 4.2 indicates that the smaller input amplitude results in a larger detected DC output voltage. This large DC voltage turns on M3 strongly and generates a large current flowing through M3 and M4 transistors. Since the drain and gate voltages are the same for M4, M4 drain node voltage must be small to make \( V_{sg4} \) large enough to let a large current pass through. Therefore the OUT node voltage becomes smaller, and such design can make the peak detector output proportional to the input signal amplitude changing.

Fig 4.3.2 is the simulation waveform of the modified CMOS peak detector, which are graphed in Fig 4.3.3.
It can be seen from Fig 4.3.3 that the output of the peak modified detector has a linear growth when the input amplitude within 0.1V and 0.3 range. Then, a turning point appears between 0.3V and 0.4V, and after that point, the output becomes linear again till 0.6V. This detector has over 100mV voltage difference between every two
adjacent output results, which is more easily to be distinguished by next circuit block than the original design. Also, a good linearity could make next stage circuit algorithm more easily be found and realized.

Further modification of Fig. 4.3.1 by adjusting transistor size and bias voltage to increase output voltage range is implemented. The simulation results in Fig. 4.3.5 show that the output voltage range is increased to 100mV to 800mV from 400mV to 840mV of Fig. 4.3.2. Even though, the results is not as linear as the above one, the output results are more clearly to reflect the input signal amplitude.

Fig 4.3.4 Waveform of low output voltage CMOS peak detector
The linearity of Fig. 4.3.5 is plotted in Fig. 4.3.6 and is not as good as the one in Fig 4.3.3. The advantage of this design is the output provides the largest DC voltage range among all the CMOS analog peak detectors mentioned in this thesis. This large difference may make the next stage calibration circuit be implemented more easily.

To find the minimum signal amplitude that this peak detector can sense, an experiment with input amplitude sweeping from 0mV to 10mV is made, and test result is shown in Fig. 4.3.6. Compare the output results of input amplitude equal to 0mV and
1mV, the difference between them is only 1.7uV. But, if there is an amplifier connect at output and the gain of this amplifier is large enough, such small difference still can be used to distinguish 0mV and 1mV input signals. So, this peak detector could be used in very low voltage operating system, and only need a amplify stage to enhance its performance.

4.4 Output Continuous Detection with Input Amplitude Change

In real circuit operation, detector input signal amplitude may change all the time, due to calibration process. In this section, a 6.0GHz input signal with amplitude changing from 100mV to 200mV as shown in Fig. 4.4.2, the bottom waveform, is used to verify the peak detection function. As seen the top waveform of Fig. 4.3.1, the detector quickly changes its output values following its input amplitude change. The re-stabilization time is about 200nS. A 2-1 multiplexer is used to provide two different amplitude inputs to the detector as shown in Fig. 4.4.1.

![Fig 4.4.1 CMOS peak detector with 2-to-1 MUX](image)
4.5 Circuit Summary

CMOS peak detector, as the first stage of automatic calibration block, is used to
detect input signal amplitude peak. In this thesis, a peak detector is placed after the
analog buffer to detect the CMOS active inductor bandpass filter output change. Based
on the detection data, the calibration stage can decide process direction and control the
compensation circuit. Three types CMOS peak detector are implemented in this chapter.
The first one has an inversely proportional output changing trend compared to the input,
and the second one is more emphasizing on the linearity of the output. The last one
provides the largest output DC voltage range.
V. On-chip CMOS Active Band Pass Filter with Amplitude Detection

5.1 Circuit introduction

The designed CMOS active band pass filter is integrated with the analog buffer and amplitude peak detector as shown in Fig 5.1.1 to achieve the goal of process variation detection. The methodology is sweeping the input frequency with fixed input amplitude and recording the detected output, and find the center frequency. Compare this measured center frequency with simulated center frequency in TT analysis to decide process variation direction and how to adjust the bias voltage in the active based inductor BPF. Such as if the measured center frequency is less than the simulated one, then increase VLS in Fig 2.1.2 to bring the center frequency higher or if the measured center frequency is higher than TT corner value, then increase VIF to pull back the center frequency to desired value. All manually calibration methods have been discussed in chapter 2.

Fig 5.1.1 Active inductor band pass filter integrated with CMOS analog buffer and CMOS peak detector block diagram
5.2 Automatic Amplitude Detector Simulation Result

The input sweeping frequency starts from 4GHz, and end at 8GHz with same input amplitude of 0.1V. The recorded detected data are plotted in Fig 5.2.1, Fig. 5.2.2 and Fig 5.2.3 for three different process corners, respectively.

![Detection Result in tt Corner](image)

**Fig 5.2.1 TT process corner circuit detection results**

![Detection Result in ss Corner](image)

**Fig 5.2.2 SS process corner circuit detection results**
The results in Fig 5.2.1 indicate the center frequency of the PBF is around 6GHz with gain of 2.2 at TT analysis. Fig 5.2.2 and Fig 5.2.3 demonstrate the performance changing when the process variation happens on the system. The center frequency moves to 5 GHz for SS variation and 7.5GHz for FF variation. Such detection of center frequency provides information for future process variation calibration.
VI. Conclusion and Future Work

6.1 Conclusion

In this thesis, a CMOS active inductor based band pass filter with automatic peak detection is explored and implemented to introduce process variation detection technique and hope this will widen the application of on chip CMOS active inductor BPF. Such detection and CMOS active BPF manual calibration techniques can be used in future for automatic calibration circuit design. The contribution of this thesis is listed below.

- A CMOS active band pass filter based on Gyrator-C active inductor and manual bias voltage adjustment methods have been introduced. This active band pass filter has 6GHz center frequency with 24.84dB gain at TT analysis. When process variation happens, by adjusting bias voltage, the filter center frequency can be manually brought back to 6GHz in different corners.

- A CMOS analog buffer with f-3dB of 6.0GHz is implemented to enhance driving ability of active inductor band pass filter.

- A CMOS amplitude peak detector is designed to be the last stage of this thesis. Simulation results show this peak detector can properly detect the process variation effect to the active inductor band pass filter. When input amplitude is between 0.1V and 0.6V, the largest output range can reach to 0.7V and reflect the input changing very obviously. With the help of amplify circuit, the minimum peak that this detector can detect is 1mV.
6.2 Future works

Develop an automatic calibration methodology to adjust the BPF center frequency back to the expected one. To realize such functions, comparators are needed to control the adjustment. Based on the output data, the comparators could decide the variation direction of the fabricated circuit based on some algorithm.
References


[19] P. Van Peteghem and J. Duque-Carrillo, "Compact high-frequency output buffer for testing of


COPYRIGHT BY
SHUO LI
2015