Display Full Text | Download Full Text
0.64 MB PDF file

Degree

MS, University of Cincinnati, Engineering : Computer Engineering, 2003.

Abstract

Crosstalk noise is one of the major noise problems introduced by interconnect wire scaling and high clock speeds. In modern DSM circuits, Signal crosstalk can arise between two long parallel wires. The programmable logic array (PLA) has been used in modern high speed circuit design because of its predictable delay. The PLA may suffer crosstalk noise problem which arises between long and parallel product lines. It is important and necessary to identify and test those crosstalk faults. In this research, we closely observed the crosstalk effect in dynamic PLAs. Based on the characteristics of the crosstalk, we used a hierarchical approach to generate test patterns for the crosstalk fault of each product line. Final test patterns are then compressed by test pattern compressor. At last a large set of MCNC benchmark circuit is experimented to show the efficiency of the ATPG algorithm.

Keywords

crosstalk; PLA; product line; dynamic PLA; test pattern generation

Advisor

Wen-Ben Jone

Pages

91p.

Document number: ucin1069779563
Permalink: http://rave.ohiolink.edu/etdc/view?acc_num=ucin1069779563

This ETD has been downloaded 296 times (through March 2013)